{"repository":{"description":"A MIPS32 5-Stage Pipeline CPU design from ground up. (for Spartan-3E Starter Kit Board)","homepage":"","watchers":4,"stargazers":4,"forks":0,"fork":false,"size":516,"owner":"AquarHEAD","private":false,"open_issues":1,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-04-22T09:13:46-07:00","pushed_at":"2013-06-04T09:59:16-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"joe","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/AquarHEAD/FiveStagePipeline"}