{"repository":{"description":"VHDL Project","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":11752,"owner":"xXephis","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-11-11T07:01:03-08:00","pushed_at":"2013-12-03T10:44:29-08:00","master_branch":"master"},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/xXephis/Nachrichten/compare/d7fc2721ec...261eee977b"}