{"repository":{"description":"Manages registers for ASIC and FPGA designs","watchers":5,"open_issues":0,"has_downloads":true,"owner":"dallingham","language":"Python","stargazers":5,"has_wiki":true,"pushed_at":"2013-02-06T20:08:06-08:00","forks":0,"has_issues":true,"fork":false,"size":1212,"homepage":"","private":false,"created_at":"2011-07-09T10:51:05-07:00"},"actor_attributes":{"type":"User","name":"Don Allingham","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/dallingham/regenerate/compare/f5e80de6e8...dc93668bc8"}