{"repository":{"description":"Simple finite state machine examples in SystemVerilog","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":220,"owner":"wicker","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-08-30T15:08:30-07:00","pushed_at":"2013-08-31T11:11:17-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Jenner Hanni","blog":"http://wickerbox.net/","location":"Portland, Oregon","email":"256587e794dfc5ad77d6e0bfd4e1325d33239f17@gmail.com"},"url":"https://github.com/wicker/SystemVerilog-FSM/compare/9be0082a8f...1d7420bbee"}