{"repository":{"description":"Each project has its own repository and can link to other repositories (loader, tools, HardwareCV)","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":25904,"owner":"fpga-logi","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"VHDL","created_at":"2013-03-10T08:01:13-07:00","pushed_at":"2013-05-09T06:09:17-07:00","master_branch":"master","organization":"fpga-logi"},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/fpga-logi/Logi-projects/compare/63a7378889...95bb438f08"}