{"repository":{"description":"A Verilog HDL model of the MOS 6502 CPU","homepage":"http://ladybug.xs4all.nl/arlet/fpga/6502/","watchers":15,"stargazers":15,"forks":6,"fork":false,"size":124,"owner":"Arlet","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2011-05-02T10:01:23-07:00","pushed_at":"2012-10-06T07:22:25-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Xiangyu Xu","blog":"XiangyuXu.com","location":"Dallas,TX","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/Arlet/verilog-6502"}