{"repository":{"description":"VHDL Single Cycle Processor Design for ECE 4440 at UVa.  Team Hichi!","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":504,"owner":"jwarchal","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"created_at":"2013-02-01T08:41:59-08:00","pushed_at":"2013-02-12T13:25:20-08:00","master_branch":"master"},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/jwarchal/ADD_SingleCycle/compare/7b1de406a7...2760054837"}