{"repository":{"description":"MIPS32 implementation in Verilog published on OpenCores, written by Grant Ayers","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":17788,"owner":"neil64","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-10-08T22:53:31-07:00","pushed_at":"2013-10-15T14:17:41-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Neil Russell","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/neil64/mips32r1/compare/grant/cache"}