{"repository":{"description":"Educational load/store instruction set architecture processor simulator","homepage":"","watchers":7,"stargazers":7,"forks":0,"fork":false,"size":2436,"owner":"dwelch67","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2011-08-11T13:45:11-07:00","pushed_at":"2013-03-20T12:28:13-07:00","master_branch":"master"},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/dwelch67/lsasim"}