{"repository":{"description":"verilog basic examples","homepage":"http://1i7.livejournal.com/","watchers":1,"stargazers":1,"forks":0,"fork":true,"size":2385,"owner":"1i7","private":false,"open_issues":0,"has_issues":false,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2012-04-17T13:28:42-07:00","pushed_at":"2013-09-28T04:57:35-07:00","master_branch":"master"},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/1i7/verilog-basics/compare/4d3528d6e7...74c74ad558"}