{"repository":{"description":"Black Jack implementation in VHDL","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":12596,"owner":"redivo","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"VHDL","created_at":"2013-05-16T15:38:00-07:00","pushed_at":"2013-06-25T14:05:14-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Daiane A Fraga","email":"ba7882c8edc0a5e51e5e20ca099204698e9eda76@gmail.com"},"url":"https://github.com/redivo/black-jack/compare/b749d3f9fb...3ee904f7b3"}