{"repository":{"description":"Projects related to work in verilog","homepage":"","watchers":4,"stargazers":4,"forks":0,"fork":false,"size":108,"owner":"pyearesqrd","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2011-09-14T13:08:35-07:00","pushed_at":"2011-09-23T19:01:55-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Xiangyu Xu","blog":"XiangyuXu.com","location":"Dallas,TX","email":"983af542bf6bc422ef1549d0611db77e6e04b1d5@gmail.com"},"url":"https://github.com/pyearesqrd/verilog"}