{"repository":{"description":"FPGA HDL Sources.","homepage":"datenkrake.org","watchers":8,"stargazers":8,"forks":2,"fork":false,"size":140,"owner":"ddk","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-06-20T15:21:34-07:00","pushed_at":"2013-06-22T12:43:58-07:00","master_branch":"master","organization":"ddk"},"actor_attributes":{"type":"User","name":"Dmitry Nedospasov","company":"","blog":"nedos.net","location":"Berlin","email":"a8cf97adadec4e1b734a39bc5aea71b5741cfca1@nedos.net"},"url":"https://github.com/ddk/ddk-fpga"}