{"repository":{"description":"Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":5244,"owner":"gilani","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-07-05T09:08:59-07:00","pushed_at":"2013-07-07T02:02:38-07:00","master_branch":"fpfma_clean"},"actor_attributes":{"type":"User","name":"Syed Zohaib Gilani","blog":"sites.google.com/site/zbuffer000","email":"c8d80b546119f0a429f82ce59aa0fcfd7648f82b@gmail.com"},"url":"https://github.com/gilani/fpfma/compare/39e8a4a843...c93207afc9"}