The data path between the CPU bus and the memory bus is separated by the 82492, allowing the CPU bus to handshake synchronously, asynchronously, or with a strobed protocol, and allowing concurrent CPU bus and memory bus operations.
The data path between the CPU and memory is separated by the 82492, enabling synchronous, asynchronous, or strobed communication protocols between them, allowing simultaneous CPU and memory bus operations.