The receiver generates a clock from an approximate frequency reference, and then phase-aligns the clock to the transitions in the data stream with a phase-locked loop (PLL).
A receiver generates a clock signal based on an estimated frequency reference, and then uses a phase-locked loop (PLL) to align this clock with the timing of data stream transitions.