MS Hrishikesh, The Optimal Logic Depth Per Pipeline Stage is 6 to 8 FO4 Inverter Delays // ACM SIGARCH Computer Architecture News.
This excerpt from a computer architecture news publication discusses the optimal logic depth for each stage of a pipeline system, with a focus on the number of FO4 inverter delays as a key factor.