The capacitor, which represents the load capacitance of this gate, becomes charged. Because the transistor at the bottom is turned off, it is impossible for the output to be driven low during this phase.
As the capacitor representing the gate's load capacitance charges, the transistor at the bottom remains inactive, preventing the output from being set to a low state during this period.