Instructions could be one, two, or three 32-bit halfwords in length, allowing one, two, or three address instructions respectively.
The size of the instructions could be one, two, or three 32-bit halves in length, resulting in one, two, or three address instructions.