The data path between the CPU bus and the memory bus is separated by the 82492, allowing the CPU bus to handshake synchronously, asynchronously, or with a strobed protocol, and allowing concurrent CPU bus and memory bus operations.
The 82492 separates the CPU bus from the memory bus, allowing for synchronized, asynchronous, or strobed communication protocols between them. This enables concurrent operation of both buses.