Instruction fetch, store bandwidth, and data prefetching were optimized. The floating-point adder implements additional hardware to handle more not a number (NaN) and underflow cases to avoid exceptions.
The performance of instruction fetching, storage, and data loading was improved. Additionally, the floating-point adder has been equipped with specialized hardware to efficiently handle exceptional cases such as NaNs and underflows, thereby preventing system crashes.