Instructions could be one, two, or three 32-bit halfwords in length, allowing one, two, or three address instructions respectively.
The length of the instructions could range from one to three 32-bit halves, which would translate into one, two, or three address instructions each.