a method is provided for testing a non - programmable non - volatile memory which does not require the writing or erasing of any cells and permits the testing of all normal memory cells . testing occurs from the device i / o pins and is useful in cases where eprom memory cells have been bulk erased and placed within an ultraviolet - opaque package . the non - volatile memory is of the type having memory banks of rows and columns . each bank must have address decoders and means for changing addresses between banks . a separate auxiliary cell or row of cells in a state different from the non - programmed state is provided . an address is supplied for the auxiliary cells and then for the normal cells and the interval between addressing the normal cells and the appearance of an output signal is measured and compared with a predetermined fixed limit . if the limit is exceeded , the address is identified as that of a weak cell whose speed does not meet product specifications . in suitably equipped memories , the addresses of weak cells can be recorded and redundant cell groups substituted as replacements .