a memory write - enable circuit is disclosed which protects data stored in a random access memory from erroneous write commands . the circuit is enabled , permitting write commands to ram for a fixed time interval , only when two predetermined control signals occur within a prescribed time period . the circuit is disabled either by the elapse of the fixed time interval or by a clear signal .