this relates to a bucket - brigade delay line wherein clock frequency dependent modulation of the delayed signal is avoided by inserting at least one inverter stage into the delay line . the output of the inverter stage contains the inverted modulation signal . this signal is then added to the line thereby compensating for the unwanted modulation .