circuitry for adjusting the phase of an incoming periodic signal , typically a clock signal , throughout the entire period of the periodic signal . phase adjustment circuitry has high resolution and employs only the number of delay elements in a delay chain necessary to span at least the period of the incoming signal or at least half the period in the case of dual chains receiving complementary clocks . phase adjustment circuitry includes a delay chain of having a plurality of taps , a boundary detector for indicating when a tap is at a phase boundary of the incoming periodic signal , and selection circuitry for selecting one of the taps from the delay chain based on the boundary detector output and the selection circuitry input such that the selected tap is the desired phase adjustment of the incoming periodic signal and that the delay of the incoming signal is adjustable across its phase boundaries . phase interpolation between the taps of the delay chain is employed to increase the resolution of the adjustment to the periodic signal . duty cycle correction of the input clock and the selected output clock is employed to improve accuracy .