disclosed herein is a synchronizing circuit including : a first pll circuit ; a second pll circuit ; a first output circuit ; a second output circuit ; a first detection circuit ; a second detection circuit ; a control circuit ; and a holding section .