a semiconductor memory device provides a plurality of bit lines , a plurality of memory cells each of which is connected to a pair of different bit lines , a plurality of common word wires each of which is connected to the memory cells via a transmission gate . a characteristic feature of the present invention is to provide at least one amplifier between two memory cells which are connected to a word line or a bit line so as to prevent an increase of the access time of the memory device .