a high density , high speed , and low power circuit scheme is presented for vector switching port applications for advanced ic design . embodiments exhibit superior area - delay - power properties . the technique benefits a wide range of product applications ranging from high speed high bandwidth router to low power portable computing hardware . 5 . 0 tbps peak traffic can be supported for an on - chip vector port .