in one embodiment of the invention , a programmable logic block within a programmable logic device includes : a plurality of lookup tables , each lookup table providing a combinatorial output signal ; and a plurality of registers , each register being adapted to register a selected one of the combinatorial output signals , wherein the number of registers is less than the number of lookup tables .