a push - pull transistor chip comprises a single a semiconductor die having first and second ldmos transistors formed thereon and configured for push - pull operation , the first and second transistors sharing a common element current region . in a power transistor package , the push - pull transistor chip is attached to a mounting flange serving as a common element ground reference , wherein a conductor electrically connects the shared common element current region to the mounting flange .