a technique for and structures for camouflaging an integrated circuit structure . the integrated circuit structure is formed by a plurality of layers of material having a controlled outline . a layer of conductive material having a controlled outline is disposed among said plurality of layers to provide artifact edges of the conductive material that resemble one type of transistor , when in fact another type of transistor was used .