a breakdown protection circuit for a source follower comprising a field effect transistor . the protection circuit comprises a plurality of pfet &# 39 ; s and nfet &# 39 ; s that are controlled to exhibit on and off states for advantageously configuring a gate , source , drain and body of the source follower fet , to avoid breakdown of and forward biasing of certain fet junctions .