a sampling phase detector for a data bit synchronizer produces a constant level in the absence of data bit transitions . reference voltages are provided and a switch selects between these reference voltages to provide an output which changes only when a data bit is detected and otherwise remains at a constant level . a loop filter operates together with the sampling phase detector to provide the constant voltage output in the absence of data bit transitions .