a cache memory system having a hybrid tag architecture and a series of data lines is disclosed . the cache memory includes a cache controller and a dirty tag memory included within the cache controller . the dirty tag memory indicates the status of each data line in the cache memory . a tag memory is coupled to the cache controller and is located external to the cache controller .