a method and apparatus for dual - target register allocation is described , intended to enable the efficient mapping / renaming of registers associated with instructions within a pipelined microprocessor architecture .