a semiconductor memory device for performing a dependent bank operation comprises a plurality of banks consisting of memory cells ; a plurality of address latch circuits , shared by two adjacent banks respectively , for receiving global address signals and latching local address signals of the selected bank ; and a plurality of control circuits , shared by two adjacent banks respectively , for generating control signals and determining the specific bank that is to be activated .