a circuit for preventing data transfers to a ram by a microprocessor when primary ac power fails also puts the ram in standby after a period adequate to complete any data transfer started . the sequence is provided by providing a first signal to the microprocessor transfer enable line upon loss of primary power . a second signal is provided for the enable line of the ram after a predetermined delay but before decay of the dc power to the ram .