a processor arrangement changes its default time interval for entering a power saving mode based on sensed operating conditions and predetermined time intervals to be used under various operating conditions to optimize power saving .