integrated circuits are designed having optimal signal timing between and among cells . a set of identities are generated corresponding to logic operations and to library cells in technology basis . a resynthesis window is created for the identities having less than a predetermined depth of critical variables . logic equations of the resynthesis window are transformed using the identities , and the resynthesized window area is optimized .