an address selection circuit and method selects an internal address from a plurality of input address signals and avoids unnecessary signal transitions to reduce current consumption . a latch coupled to the outputs of first and second transfer gates latches either the first or second of the respective input address signals as the internal address and maintains the logic level of the input address signal even after enable signals for each of the transfer gates becomes inactive to prevent unnecessary transitions in the internal address .