embodiments of the present invention will be described hereinafter with reference to the drawings . fig1 a shows a circuit diagram of a memory cell of a dram according to a first embodiment of the present invention , and fig1 b shows a related signal chart . a memory cell has a constitution in which one cell transistor ct 0 and one paraelectric capacitor cc 0 are connected in series , one end of the memory cell is connected to a plate line pl , and the other end is connected to a bit line bl . as a paraelectric material , in addition to sio 2 , si x n , sino , tao , basrtio , and the like can be used . when a bit line amplitude voltage is vaa , the plate line is usually fixed at ½vaa . an equivalent circuit of the cell is the same as that of a conventional dram . fig1 b shows respective potentials of a word line wl , bit line bl , and cell node cn 0 , and a voltage wl - cn 0 between word line and cell node . as shown in fig1 b , during standby , the bit line is pre - charged at vaa . during an operation , a selected word line voltage is boosted , for example , to a high potential , that is , a boosted voltage vpp from vss ( e . g ., ground potential ), a cell transistor is turned on , and cell data is read into the bit line from the memory cell . in this case , the word line starts to rise to vpp from vss , data is “ 0 ” data , the data is read , and both the cell node cn 0 and the bit line bl indicate a value vaa − 2 vs in which vaa decreases by a read signal 2 vs . on the other hand , when the data is “ 1 ”, the cn 0 potential is vaa , and there is no change . here , a signal 2 vs is set . when a reference potential is set to vaa − vs , the signal of “ 1 ” and “ 0 ” is vs . therefore , a gate - source ( wl - cn 0 ) voltage or a gate - drain ( wl - bl ) voltage of the cell transistor is vpp − vaa − 2 vs with the “ 0 ” data , and is vpp − vaa at maximum with the “ 1 ” data . on the other hand , the voltage between drain and source ( bl - cn 0 ) is vaa at maximum . subsequently , after the cell data is read , all the bit lines are precharged at vaa . thereby , the “ 1 ” data is written into all selected memory cells . in this case , a gate - source voltage or a gate - drain voltage of the cell transistor is vpp − vaa at maximum , and a source - drain voltage is 0v . subsequently , a word line voltage is lowered , for example , to vaa from vpp . a bit line voltage is unchanged at vaa , when written data is the “ 1 ” data . with the “ 0 ” data , the voltage is lowered to vss . thereby , when the cell data to be written is “ 1 ”, the cell node cn 0 is vaa , and the bit line voltage is vaa . therefore , the voltage applied to the cell transistor drops . that is , the gate - source voltage of the cell transistor drops to 0v , the gate - drain voltage drops to 0v , and the source - drain voltage drops to 0v . on the other hand , in this case , when the cell data to be written is “ 0 ”, and when the word line voltage vaa is higher than a threshold voltage of the cell transistor ( i . e ., vaa & gt ; vtcell ), vss of the “ 0 ” data is propagated to the cell node cn 0 from the bit line . therefore , the cell node cn 0 indicates vss , the bit line voltage is vss , and the voltage applied to the cell transistor therefore drops . that is , the gate - source voltage of the cell transistor is vaa , the gate - drain voltage is vaa , and the source - drain voltage drops to 0v . thereafter , the word line is lowered to vss , the bit line is precharged at vaa , and a one - cycle operation ends . according to the first embodiment , for the maximum voltage applied to the cell transistor , the gate - source voltage = gate - drain voltage = vaa or vpp − vaa − 2 vs . moreover , the drain - source voltage = vaa . when vaa & gt ; vtcell , a vs value is of the order of 100 mv , vpp − 2 vs & lt ; 2 vaa is normal , and a voltage of vaa or more can be prevented from being applied to the cell transistor . that is , only the “ 1 ” data is written on a condition that the word line voltage is boosted . therefore , source and drain voltages rise , and the high voltage is not applied to the cell transistor . on the other hand , when the “ 0 ” data is written , the word line voltage is lowered , and the high voltage is not applied to the cell transistor . therefore , the threshold voltage of the cell transistor can sufficiently be raised . while the data holding time is maintained , the voltage applied to the memory cell transistor can be largely reduced . moreover , reduction of a gate oxide film thickness , channel length l , and the like of the cell transistor can be realized , the cell size is reduced , and the chip size can be reduced . furthermore , the size of the transistor can be reduced . when the memory cell is realized by a transistor having a performance as high as that of an lsi , voltage reduction , and speed increase can be achieved . additionally , in a system in which the bit line is precharged at vaa , power consumption increases as compared with a conventional system in which the bit line is precharged at ½vaa . however , it is considered that the vaa precharge system is inevitably employed broadly in future , and therefore the increase of power consumption is inevitable . that is , in recent years , the bit line amplitude of the dram has been less than 2v . in this situation , in the ½ vdd precharge system , an operation condition of a sense amplifier transistor of nmos or pmos of a flip - flop type sense amplifier is ½vaa − vt & gt ; 0 . therefore , the operation is difficult now , and the vaa precharge system will inevitably be a mainstream . fig2 a shows a dram circuit constitution for realizing the operation described with reference to fig1 a , 1 b . fig2 b is a block diagram showing the dram circuit of fig2 a and a control circuit of the dram circuit . in the dram circuit of fig2 a , a circuit pre for precharging bit lines bl and / bl of a cell array ma to vaa , and a control signal heql are added to a usual dram constitution . moreover , a pht signal for separating a sense amplifier circuit s / a and cell array , and a separation transistor ts are added . fig2 a shows a pair of bit lines bl and / bl and an associated constitution . however , in actuality , a large number of circuits constituted as shown in fig2 a are arranged in the word line direction to construct the memory cell array . this also applies to the following embodiments . moreover , the word line is selected in a row , and csl is selected in a column . the operation of the dram circuit of fig2 a is controlled by the control circuit of fig2 b . since the constitution shown in fig2 b is similar to corresponding constitutions of the following embodiments , illustration and description thereof is omitted in the following embodiments . similarly as fig1 a , the memory cell has a constitution in which one cell transistor ct 0 and one paraelectric capacitor cc 0 are connected in series , one end is connected to the plate line ( pl ), and the other end is connected to the bit line ( bl ). assuming that the bit line amplitude voltage is vaa , the plate line is usually fixed at ½vaa . fig3 shows a signal chart of the circuit of fig2 a . fig3 shows an equalization signal heql , word line wl 0 , dummy word line dwl 0 , pht signal , sense amplifier control signal / san , column selection signal csl 0 , cell node cn 0 , bit lines bl and / bl on a cell array side , and bit lines blsa and / blsa on a sense amplifier side . as shown in fig3 during standby , heql is set to an l level , and the bit line is pre - charged at vaa . during operation , the voltage of the selected word line wl 0 is boosted , for example , to vpp from vss , the cell transistor is turned on , and the cell data is read into the bit line from the memory cell . in this case , the word line starts to rise to vpp from vss , the data is simultaneously read , and the “ 0 ” data both in the cell node cn 0 and bit line / bl indicates a value vaa − 2 vs decreased from vaa by the read signal 2 vs . on the other hand , the “ 1 ” data has a cn 0 potential of vaa , and there is unchanged . here , the reference potential dwl 0 is lowered , vaa − vs is generated , and the signal of “ 1 ” or “ 0 ” is therefore vs . therefore , the gate - source ( wl - cn 0 ) voltage or the gate - drain ( wl 0 -/ bl ) voltage of the cell transistor is vpp − vaa − 2 vs at maximum with the “ 0 ” data , and is vpp − vaa at maximum with the “ 1 ” data . the voltage between drain and source (/ bl - cn 0 ) is vaa at maximum . after the cell data is read in this manner , the pht signal is lowered to vss from vpp , the separation transistor disposed in the bit line between the sense amplifier circuit and the cell array is turned off & lt ; heql is lowered again , and all the bit lines on the cell region side are precharged . thereafter , the “ 1 ” data can be written into all the selected memory cells . in this case , the gate - source voltage or the gate - drain voltage of the cell transistor is vpp − vaa at maximum , and the source - drain voltage is 0v . moreover , while the separation transistor is off , on the sense amplifier side , / san is lowered , the read data is amplified , csl 0 is raised , and the cell data ` is read outside a chip . alternatively , csl 0 is raised , and external data is written into h cell data is read outside a chip . alternatively , csl 0 is raised , and external data is written into the sense amplifier via dq and / dq lines . according to this operation , the bit line on the sense amplifier side indicates vaa with the “ 1 ” data , and vss with the “ 0 ” data . thereafter , heql is set to h level , and equalization to vaa is canceled . subsequently , the word line voltage is lowered , for example , to vaa from vpp , pht is then raised to vaa , and the separation transistor is turned on . in this case , when the cell data to be written is “ 1 ” data , the cell node cn 0 indicates vaa , the bit line voltage on the cell array side is vaa , and the bit line voltage on the sense amplifier side is vaa . therefore , the voltage applied to the cell transistor drops . that is , the gate - source voltage of the cell transistor is 0v , the gate - drain voltage is 0v , and the source - drain voltage drops to 0v . moreover , in this case , when the data to be written is “ 0 ” data , and when the word line voltage vaa is higher than the threshold voltage of the cell transistor ( i . e ., vaa & gt ; vtcell ), and the gate voltage vaa of the separation transistor is higher than the threshold voltage of the separation transistor ( i . e ., vaa & gt ; vt ), vss of the “ 0 ” data is propagated to the cell array side and further to the cell node cn 0 from the sense amplifier side . therefore , the cell node cn 0 indicates vss , the bit line voltage on the cell array side is vss , the voltage of the bit line on the sense amplifier side is vss , and therefore the voltage applied to the cell transistor drops . that is , the gate - source voltage of the cell transistor is vaa , the gate - drain voltage is vaa , and the source - drain voltage drops to 0v . thereafter , the voltage of the word line is lowered to vss , the bit line is precharged at vaa , and one - cycle operation ends . similarly as fig1 a , 1 b , in the operation shown in fig3 only the “ 1 ” data is surely written on the condition that the word line voltage is boosted . on the other hand , when the “ 0 ” data is written , the word line voltage is lowered . therefore , a voltage which is not less than vaa is prevented from being applied to the cell transistor . therefore , the threshold voltage of the cell transistor is sufficiently raised . while the data holding time is maintained , the voltage applied to the memory cell transistor is reduced , and the cell transistor and chip size can be reduced . moreover , the size of the transistor can be reduced , and the memory cell can be realized by a transistor having a performance as high as that of an lsi , and a voltage reduction and speed increase can be achieved . furthermore , in the constitution , during reading , bl , / bl , blsa , / blsa indicate vaa or vaa − 2 vs , then pht = vpp is set . moreover , during writing of the “ 0 ” data , when bl , / bl , blsa , / blsa indicate vss , then pht = vaa is set . therefore , a high voltage is not applied to the separation transistor . additionally , the precharge circuit to vaa is not disposed on the sense amplifier side . however , to return to the precharge , pht = vaa is unchanged , bl and / bl are set to vaa , blsa and / blsa sides are first boosted to a potential of vaa − vt , and subsequently pht = vpp is set . thereby , without applying the high voltage to the separation transistor , the blsa and / blsa sides can be precharged at vaa . additionally , the equalization circuit to vaa may also be disposed on the sense amplifier side . fig4 shows a modification example of the circuit constitution shown in fig2 a . this example is different from the circuit constitution shown in fig2 a in that an equalization circuit eq to vaa is disposed on the sense amplifier side . this constitution can realize an effect similar to the effect of the circuit constitution shown in fig2 a . fig5 shows the signal chart of the circuit of fig4 . the circuit operates and produces the effect similarly as fig3 but is different from the circuit of fig3 in that heql remains at the h level in an active state . moreover , it is unnecessary to equalize the bit lines / bl and bl to be vaa , after the cell data is read and pht is lowered . assuming that a bit line capacity is cb , and a cell capacity is cs , usually cb / cs = 5 to 10 . furthermore , the bit line is precharged at vaa during standby . therefore , after the “ 0 ” data is read , the bit line potential is cb * vaa /( cb + cs )= 0 . 83 vaa to 0 . 9 vaa . without equalization to vaa , the “ 0 ” data can substantially be written as “ 1 ”. of course , during reading of the “ 1 ” data , since the cell node indicates vaa , there is no problem . as described above , the embodiments of fig4 and 5 are effective systems for the dram which has a large cb / cs ratio . according to the embodiment system , while the effect is produced similarly as the embodiments of fig1 to 3 , the vaa equalization can be disposed on the sense amplifier side , the circuit on the sense amplifier side can be shared by the cell arrays on opposite sides , and the chip size can be reduced as much . fig6 a shows a circuit constitution of the dram memory cell in a fourth embodiment of the present invention , and fig6 b shows the signal chart . the memory cell has a constitution in which one cell transistor ct 0 and one paraelectric capacitor cc 0 are connected in series , one end is connected to the plate line pl , and the other end is connected to the bit line bl . as the paraelectric material , in addition to sio 2 , si x n , sino , tao , basrtio , and the like can be used . the circuit constitution of the memory cell of the dram in the fourth embodiment is substantially the same as the circuit constitution of the memory cell of the dram in the first embodiment of fig1 a . moreover , the signal chart is substantially the same as the signal chart in fig1 b . the fourth embodiment is different from the first embodiment shown in fig1 a and 1b in that the word line potential is set to a negative potential (− vnn ) during standby . thereby , when the cell transistor is off , the voltage between gate and source is kept negative (− vnn ), and the transistor is further deeply off . therefore , the threshold voltage vtcell of the cell transistor drops , and the boosted potential vpp drops . in this manner , it is possible to combine the system in which the word line is kept at the negative potential with the embodiments shown in fig1 a , 1 b . a wl - cn 0 potential on a “ 1 ” data side is (− vaa − vnn ) during standby . on the other hand , in an active state , when the word line is raised to vpp , the potential is ( vpp − vaa + 2 vs ). in a relation of a work function , an actual positive / negative bias between gate and channel changes . therefore , when the word line voltage is biased to be slightly negative , a stress electric field is small . moreover , when vtcell is lowered , a substrate bias effect decreases , and the vpp + vnn value is reduced . there is an effect that the stress electric field of a core circuit decreases . fig7 a shows a circuit constitution of the memory cell of the dram in a fifth embodiment of the present invention , and fig7 b shows the signal chart . the circuit constitution of the memory cell of the dram in the fifth embodiment is substantially the same as the circuit constitution of the memory cell of the dram in the first embodiment of fig1 a . moreover , the signal chart is substantially the same as the signal chart in fig1 b . the fifth embodiment is different from the first embodiment in fig1 a , 1 b in that the plate line pl is driven between vss and vaa . that is , in the fifth embodiment , the plate line pl is set to a high level ( vaa ) of the bit line potential during standby , and is lowered to a low level ( vss ) from the high level ( vaa ) during the operation . in the first embodiment of fig1 a , 1 b , the plate line pl is set to a voltage ( ½vaa ) between the high level ( vaa ) and the low level ( vss ). in the conventional plate line driving system of fig2 a , 29 b , the difference between the “ 1 ” data and the “ 0 ” data is 2 vaa − vtcell , and is not more than the threshold value . however , in the fifth embodiment , with a combination of the plate driving with the invention of fig1 a difference ( wl - cn 0 ) between the “ 1 ” data and the “ 0 ” data can be raised to 2 vaa , and is not less than the threshold value . fig8 a shows a circuit constitution of a ferroelectric memory cell in a sixth embodiment of the present invention , and fig8 b shows the signal chart . the memory cell has a constitution in which one cell transistor ct 0 and one ferroelectric capacitor cc 0 are connected in series , one end is connected to the plate line pl , and the other end is connected to the bit line bl . examples of a ferroelectric material include pbzrtio , srbitao , and the like . assuming that the bit line amplitude voltage is vaa , the plate line is usually fixed at ½vaa . fig8 b shows the respective potentials of the word line wl , bit line bl , and cell node cn 0 , and the voltage wl - ch 0 between word line and cell node . as shown in fig8 b , the bit line is precharged at vaa during standby . during operation , the selection word line voltage is raised to a high potential , that is , a boosted potential vpp from vss ( e . g ., ground potential ), the cell transistor is on , and the cell data is read into the bit line from the memory cell . in this case , when the word line starts to rise to vpp from vss , and when the data is the “ 0 ” data , the potentials of both the cell node cn 0 and the bit line bl simultaneously drop from vaa by a polarized / reversed charge ( pr * cb ) by reading of the data , and indicate vaa − v 0 . on the other hand , when the data is the “ 1 ” data , polarization / reverse does not occur , and the potential slightly drops by the charge of the paraelectric component , and indicates vaa − v 1 . therefore , the gate - source ( wl - cn 0 ) and gate - drain ( wl - bl ) voltages of the cell transistor are both vpp − vaa − v 0 at maximum with the “ 0 ” data , and vpp − vaa − v 1 at maximum with the “ 1 ” data . moreover , the source - drain ( bl - cn 0 ) voltage is vaa at maximum . subsequently , after the cell data is read , all the bit lines are precharged at vaa . thereby , the “ 1 ” data is written into all the selected memory cells . in this case , the gate - source voltage and gate - drain voltage of the cell transistor are both vpp − vaa at maximum , and the source - drain voltage is 0v . subsequently , the word line voltage is lowered , for example , to vaa from vpp . the bit line voltage is unchanged at vaa when the written data is the “ 1 ” data , and is lowered to vss with the “ 0 ” data . thereby , when the written cell data is “ 1 ”, the cell node cn 0 indicates vaa , the bit line voltage is vaa , and the voltage applied to the cell transistor therefore drops . that is , the gate - source voltage of the cell transistor is 0v , the gate - drain voltage is 0v , and the source - drain voltage drops to 0v . on the other hand , in this case , when the data to be written is “ 0 ”, and when the word line voltage vaa is higher than the threshold voltage of the cell transistor ( i . e ., vaa & gt ; vtcell ), vss of the “ 0 ” data is propagated to the cell node cn 0 from the bit line . therefore , the cell node cn 0 indicates vss , the bit line voltage is vss , and therefore the voltage applied to the cell transistor drops . that is , the gate - source voltage of the cell transistor is vaa , the gate - drain voltage is vaa , and the source - drain voltage drops to 0v . thereafter , the voltage of the word line is lowered to vss , the bit line is precharged at vaa , and one - cycle operation ends . according to the sixth embodiment , for the voltage applied to the cell transistor , at maximum , the gate - source voltage = gate - drain voltage = vaa or vpp − vaa − v 0 . moreover , the source - drain voltage = vaa . when vaa & gt ; vtcell , v 0 value is of the order of 500 mv , vpp − v 0 & lt ; 2 vaa is normal , and a voltage not less than vaa can be prevented from being applied to the cell transistor . that is , the “ 1 ” data is only written on the condition that the word line voltage is boosted . therefore , the source and drain voltages rise , and the high voltage is not applied to the cell transistor . on the other hand , when the “ 0 ” data is written , the word line voltage is lowered , and the high voltage is not applied to the cell transistor . therefore , the threshold voltage of the cell transistor can sufficiently be raised . while the data holding time is maintained , the voltage applied to the memory cell transistor can largely be reduced . moreover , reduction of the gate oxide film thickness , channel length l , and the like of the cell transistor can be realized , the cell size is reduced , and the chip size can be reduced . furthermore , the size of the transistor can be reduced . when the memory cell is realized by the transistor having a performance as high as that of an lsi , voltage reduction and speed increase can be achieved . additionally , in the sixth embodiment , the plate line is fixed at ½vdd . therefore , when cn 0 of the “ 1 ” data drops to vss , cell polarization is broken , and therefore the cell needs to be refreshed . fig9 shows a circuit constitution example for realizing the operation described with reference to fig8 a , 8 b . in the circuit of fig9 a circuit for precharging the bit lines el and / bl at vaa and the control signal heql are added . moreover , the pht signal for separating the sense amplifier circuit and the cell array , and the separation transistor are added . the pht operation is similar to the pht operation in fig2 . the heql operation is also similar to the pht operation in fig2 . fig8 shows a pair of bit lines bl and / bl and an associated constitution . however , in actuality , a large number of circuits constituted as shown in fig8 are arranged in the word line direction to form the memory cell array . fig1 a shows the circuit constitution of the fierroelectric memory cell in an eighth embodiment of the present invention , and fig1 b shows the signal chart . the memory cell has a constitution in which one cell transistor ct 0 and one ferroelectric capacitor cc 0 are connected in series , one end is connected to the plate line pl , and the other end is connected to the bit line bl . examples of the ferroelectric material include pbzrtio , srbitao , and the like . the circuit constitution of the memory cell in the eighth embodiment is substantially the same as the circuit constitution of the memory cell in the sixth embodiment of fig8 a . moreover , the signal chart is substantially the same as the signal chart in fig8 b . the eighth embodiment is different from the sixth embodiment in fig8 a , 8 b in that the plate line pl is driven between vss and vaa . in the conventional ferroelectric memory , the system in which the plate line pl is driven between vss and vaa is employed . however , in the eighth embodiment , when the plate line is driven , it is possible to raise the difference between the voltages applied to the capacitor for the “ 1 ” data and the “ 0 ” data to 2 vaa , and to suppress the voltage applied to the cell transistor to be not more than vaa . moreover , unlike the sixth embodiment of fig8 a , 8 b , it is unnecessary to refresh the cell . as shown in fig1 a , the memory cell constitution is similar to that of fig8 a , but is different in that the plate line is separated for each cell . the operation of the memory cell of fig1 a will be described with reference to the signal chart of fig1 b . fig1 b shows the respective potentials of the word line wl , plate line pl , bit line bl , and cell node cn 0 , and the voltage wl - cn 0 between the word line and the cell node . as shown in fig1 b , the bit line is precharged at vaa during standby , and the plate line is set to vss . thereby , cn 0 is stabilized at a potential of vss by junction leak , and a refresh operation is unnecessary . in the active state , first the bit line bl is precharged to vaa from vss . subsequently , the selection word line wl is raised , for example , to the boosted potential vpp from vss , and the cell transistor is turned on . thereby , the voltage of vaa is applied between bl and pl , and the voltage is applied to the capacitor . as a result , the cell data is read into the bit line from the memory cell . in this case , when the word line starts to rise to vpp from vss , and when the data is the “ 0 ” data , the potentials of both the cell node cn 0 and the bit line bl simultaneously drop to vaa − v 0 from vaa by reading of the data by polarization / reverse . on the other hand , when the data is the “ 1 ” data , the potentials of the cell node cn 0 and bit line bl both drops to vaa − v 1 from vaa by the capacity of the paraelectric component . therefore , the gate - source ( wl - cn 0 ) and gate - drain ( wl - bl ) voltages of the cell transistor are both vpp − vaa − v 0 , when the data is “ 0 ” data . on the other hand , when the data is the “ 1 ” data , the potentials are both vpp − vaa − v 1 at maximum . moreover , the voltage ( bl - cn 0 ) between drain and source is vaa at maximum . subsequently , after the cell data is read , all the bit lines are precharged again at vaa . thereby , the “ 1 ” data is written into all the selected memory cells . in this case , the gate - source voltage and gate - drain voltage of the cell transistor are both vpp − vaa at maximum , and the source - drain voltage is 0v . subsequently , the plate line pl is raised to vaa from vss , and further the word line voltage is lowered , for example , to vaa from vpp . the bit line voltage is unchanged at vaa when the written data is the “ 1 ” data , and is lowered to vss with the “ 0 ” data . thereby , when the written cell data is “ 1 ”, the cell node cn 0 indicates vaa , the bit line voltage is vaa , and the voltage applied to the cell transistor therefore drops . that is , the gate - source voltage of the cell transistor is 0v , the gate - drain voltage is 0v , and the source - drain voltage drops to 0v . on the other hand , in this case , when the data to be written is “ 0 ”, and when the word line voltage vaa is higher than the threshold voltage of the cell transistor ( i . e ., vaa & gt ; vtcell ), vss of the “ 0 ” data is propagated to the cell node cn 0 from the bit line . therefore , the cell node cn 0 indicates vss , the bit line voltage is vss , and therefore the voltage applied to the cell transistor drops . that is , the gate - source voltage of the cell transistor is vaa , the gate - drain voltage is vaa , and the source - drain voltage drops to 0v . thereafter , the voltages of the plate line and word line are lowered to vss , the bit line is precharged at vss , and one - cycle operation ends . fig1 shows a circuit constitution for realizing the operation described with reference to fig1 a , 10 b . fig1 shows a pair of bit lines bl and / bl and the associated constitution . however , in actuality , a large number of circuits constituted as shown in fig1 are arranged in the word line direction to form the memory cell array . this constitution is different from the is ferroelectric memory of a conventional plate driving type in that a driving signal pht for separating the bit line of the cell array and the bit line of the sense amplifier and the separation transistor are disposed . additionally , the equalization circuit to vaa is disposed on the memory cell side in fig1 , but may also be disposed on the sense amplifier side . fig1 a shows a circuit constitution of the ferroelectric memory cell in an tenth embodiment of the present invention , and fig1 b shows the signal chart . the memory cell has a constitution in which one cell transistor ct 0 and one ferroelectric capacitor cc 0 are connected in series , one end is connected to the plate line pl , and the other end is connected to the bit line bl . examples of the ferroelectric material include pbzrtio , srbitao , and the like . the circuit constitution of the memory cell in the tenth embodiment is substantially the same as the circuit constitution of the memory cell in the eighth embodiment of fig1 a . moreover , the signal chart is substantially the same as the signal chart in fig1 b . the tenth embodiment is different from the eighth embodiment shown in fig1 a , 10 b in that the plate line pl is once raised to vaa from vss , and is thereafter lowered to vss , and the paraelectric component of the ferroelectric capacitor is eliminated . in this state , the signal is amplified by the sense amplifier , thereafter the bit line bl is raised to vaa , the word line wl is raised to vpp , and “ 1 ” is written into the memory cell . thereafter , the word line wl is lowered to vaa , the plate line is again raised to vaa , and “ 0 ” is written into the memory cell . in this manner , the voltage applied to the cell transistor is reduced . as described above , the plate line is raised and lowered twice in the system of the embodiment . fig1 a shows a circuit diagram of the ferroelectric memory cell in an eleventh embodiment of the present invention , and fig1 b shows the signal chart . similarly as the memory cell disclosed in u . s . pat . no . 5 , 903 , 492 of the present inventor , the ferroelectric memory cell in the eleventh embodiment of fig1 a is constituted by connecting one cell transistor and one ferroelectric capacitor in parallel . one memory cell block is constituted by connecting a plurality of parallel connected memory cells in series , one end is connected to the bit line via a block selection transistor , and the other end is connected to the plate line . according to the constitution , a flat transistor can be used to realize the memory cell having a 4f 2 size . even in this constitution , as shown in fig1 b , while the voltages of the word line and block selection line are boosted to vpp , the “ 1 ” data is written . while the voltage is lowered to vaa , the “ 0 ” data is written . thereby , the voltages applied to the cell transistor and block selection transistor are reduced to be not more than vaa . the cell transistor can be reduced , the cell size is reduced , and the chip size can be reduced . in the eleventh embodiment , the plate line is fixed to ½vaa . fig1 b shows a block selection signal bs 0 , the respective potentials of the word line wl , bit line bl , and cell node cn 1 , and a word line wl 1 - cell node voltage wl 1 - n 1 . as shown in fig1 b , during the standby , the bit line is precharged at vaa . at this time , all word line wl 0 - 3 voltages are vpp , block selection signal bs 0 is vss , and plate line pl voltage = ½vaa . therefore , the gate - source voltage and gate - drain voltage of the cell transistor are vpp − ½vaa . therefore , with vpp & lt ; 1 . 5 vaa , the applied voltage can be less than vaa . the source - drain voltage is 0v . for the voltage applied to the block selection transistor , the gate - source voltage = 0v , gate - drain voltage =− vaa , the source - drain voltage = vaa , and the applied voltage is small . when ferroelectric capacitor c 1 data is read during the operation , a word line wl 2 is lowered , for example , to vss from vpp , the block selection signal bs 0 is raised to vpp , the voltage of ½vaa is applied to the selected ferroelectric capacitor , and the cell data is read into the bit line . at this time , each cell node potential changes in a direction so as to rise higher than ½vaa . therefore , the voltages applied to the boosted block selection signal bs 0 and the transistors of the word lines wl 0 , wl 1 change in a moderated direction . subsequently , all the bit lines are precharged at vaa . thereby , the “ 1 ” data is written into all the selected memory cells . at this time , the gate - drain voltages and gate - source voltages of all the transistors on a bit line side of a selected cell are all voo − vaa . the gate - source voltage of the selected cell is − ½vaa , the gate - drain voltage is vaa , and the source - drain voltage is ½vaa . moreover , the gate - drain voltages and gate - source voltages of all the cell transistors on the plate side of the selected cell are all vpp − 2 vaa , the source - drain voltage is 0v , and the voltages applied to all the transistors are therefore small . the word line voltages wl 0 and wl 1 and block selection signal bs 0 on the bit line side of the selected cell are lowered , for example , to vaa from vpp . when the written data is the “ 1 ” data , the bit line voltage is unchanged at vaa . the voltage is lowered to vss with the “ 0 ” data . thereby , when the cell data to be written is “ 1 ”, the cell node cn 1 has a voltage of vaa , the bit line voltage is vaa , and therefore the voltages applied to the transistors of the word lines wl 0 , wl 1 , bs 0 drop . that is , the gate - source voltage of the transistor of the word line wl 0 , wl 1 , bs 0 is 0v , the gate - drain voltage is 0v , and the source - drain voltage drops to 0v . on the other hand , when the cell data to be written is “ 0 ” at this time , and when the word line voltage vaa is higher than the threshold voltage of the cell transistor or the block selection transistor ( i . e ., vaa & gt ; vtcell ), vss of the “ 0 ” data is propagated to the cell node cn 1 from the bit line . therefore , the cell node cn 1 indicates vss , the bit line voltage is vss , and the voltages applied to the transistors of the word lines wl 0 , wl 1 , bs 0 therefore drop . that is , the gate - source voltages of the transistors of the word lines wl 0 , wl 1 , bs 0 are vaa , the gate - drain voltage is vaa , and the source - drain voltage drops to 0v . thereafter , the block selection signal bs 0 is lowered to vss , the word line is raised to vpp , the bit line is precharged at vaa , and one - cycle operation ends . in this manner , the voltage applied to the cell transistor or the block selection transistor is vaa or vpp − ½vaa at maximum , and the conventional voltage of vpp is not applied . additionally , in this system , even when the plate line is fixed at ½vdd during standby , the cell transistor having the ferroelectric capacitor on is short - circuited , the cell data is not destroyed , and the refresh operation is unnecessary . fig1 a shows a circuit constitution of the ferroelectric memory in a twelfth embodiment of the present invention , and fig1 b shows the signal chart . the embodiment is different from the embodiment of fig1 a , 13 b in that the word lines wl 0 to wl 3 , bs 0 are set to vaa during standby . with respect to the threshold voltage vtcell of the cell transistor , vpp − ½vaa & gt ; vtcell . then , even with pl = ½vdd , wli = vaa during the standby , the cell transistor is on . that is , the word lines wl 0 to wl 3 , bs 0 may be at vaa during the standby . thereby , the applied voltage and power consumption during standby can be reduced . moreover , in the embodiments of fig1 a , 13 b , 14 a , 14 b , it is seen that with vpp − ½vaa & gt ; vtcell in the active state , the word line voltage of the cell transistor on the plate side from the selected cell transistor may also be lowered to vaa . fig1 shows the circuit constitution for realizing the operation described with reference to fig1 a , 13 b , or 14 a , 14 b . fig1 shows a pair of bit lines bl and / bl and the associated constitution . however , in actuality , a large number of circuits constituted as shown in fig1 are arranged in the word line direction to form the memory cell array . in the circuit of fig1 , the separation transistor between cell array and sense amplifier and the precharge circuit to vaa on the cell array side are connected to the sense amplifier circuit disclosed in the u . s . pat . no . 5 , 903 , 492 of the present inventor . fig1 a shows a circuit constitution of the ferroelectric memory in a fourteenth embodiment of the present invention , and fig1 b shows the signal chart . the embodiment is different from the embodiment of fig1 a , 13 b in that the plate line is driven between vss and vaa , a voltage of 2 vaa applied to the cell capacitor is secured between the “ 1 ” data and the “ 0 ” data . while further a large signal and low voltage operation is realized , the voltages applied to the cell transistor and block selection transistor are moderated . as shown in fig1 b , the bit line is precharged at vaa during standby . at this time , all word lines wl 0 to 3 voltages are vaa , the block selection signal bs 0 is vss , and plate line pl voltage = 0v . therefore , the gate - source voltage and gate - drain voltage of the cell transistor are vaa , and the applied voltage can be moderated . the source - drain voltage is 0v . the voltage applied to the block selection transistor is small . that is , the gate - source voltage of the block selection transistor = 0v , the gate - drain voltage = vaa , and the source - drain voltage = vaa . all applied voltages are small . when the ferroelectric capacitor c 1 data is read during operation , the word line wl 2 is lowered , for example , to vss from vaa . the block selection signal bs 0 is raised to voo , the voltage of vaa is applied to the selected ferroelectric capacitor , and the cell data is read into the bit line . at this time , each cell node potential rises to be higher than 0v , and the voltages applied to the transistors of the boosted block selection signal bs 0 and word lines wl 0 , wl 1 change in a moderated direction . subsequently , after the “ 0 ” or “ 1 ” data is read , the cell data is read , and all the bit lines are precharged at vaa . thereby , the “ 1 ” data is written into all the selected memory cells . at this time , the gate - drain voltage and gate - source voltage of all the transistors on the bit line side from the selected cell are vpp − vaa , the gate - source voltage of the selected cell is 0v , the gate - drain voltage is vaa , and the source - drain voltage is vaa . moreover , the gate - drain voltage and gate - source voltage of all the cell transistors on the plate line side from the selected cell are vpp − vaa , the source - drain voltage is 0v , and all the voltages applied to the transistors are small . furthermore , the gate - drain voltage and gate - source voltage of the transistors on the plate line side from the selected cell are vaa , and the drain - source voltage is 0v . subsequently , while the plate line is raised to vaa from vss , the word line on the plate line side from the selected cell is raised to vpp , and a plate potential of vaa is applied to the selected cell . subsequently , the word line voltages wl 0 , wl 1 and block selection signal bs 0 on the bit line side from the selected cell are lowered , for example , to vaa from vpp . when the written data is the “ 1 ” data , the bit line voltage is unchanged at vaa . the voltage is lowered to vss with the “ 0 ” data . thereby , when the cell data to be written is “ 1 ”, the cell node cn 1 indicates vaa , the bit line voltage is vaa , and therefore the voltages applied to the transistors of the word lines wl 0 , wl 1 , bs 0 drop . that is , the gate - source voltage of the transistors of the word lines wl 0 , wl 1 , bs 0 is 0v , the gate - drain voltage is 0v , and the source - drain voltage drops to 0v . on the other hand , at this time , when the cell data to be written is “ 0 ”, and when the word line voltage vaa is higher than the threshold voltage of the cell transistor or the block selection transistor ( i . e ., vaa & gt ; vtcell ), vss of the “ 0 ” data is propagated to a cell node n 1 from the bit line . therefore , the cell node n 1 indicates vss , the bit line voltage is vss , and the voltages applied to the transistors of the word lines wl 0 , wl 1 and block selection signal bs 0 therefore drop . that is , the gate - source voltages of the transistors of the word lines wl 0 , wl 1 and block selection signal bs 0 are vaa , the gate - drain voltage is vaa , and the source - drain voltage drops to 0v . thereafter , the block selection signal bs 0 is lowered to vss , the word line is raised to vaa , the bit line is precharged at vaa , and one - cycle operation ends . as described above , according to the present system , the voltage applied to the cell transistor or the block selection transistor is vaa at maximum , and the voltage of vpp is not applied as in the conventional system . additionally , also in the present system , the cell transistor having the ferroelectric capacitor on is short - circuited , the cell data is not collapsed , and the refresh operation is unnecessary . fig1 shows the circuit constitution for realizing the operation described with reference to fig1 a , 16 b . fig1 shows a pair of bit lines bl and / bl and the associated constitution . however , in actuality , a large number of circuits constituted as shown in fig1 are arranged in the word line direction to form the memory cell array . in the circuit of fig1 , a separation transistor ts between a cell array and sense amplifier and a precharge circuit pre to vaa on the cell array ma side are connected to a sense amplifier circuit s / a disclosed in the u . s . pat . no . 5 , 903 , 492 of the present inventor . in the dram or the ferroelectric memory of each aforementioned embodiment , the voltage applied to the cell transistor can be moderated , the cell transistor can be reduced , and reliability can be enhanced . on the other hand , even when the size of the gate oxide film or the like of the cell transistor in the dram or the ferroelectric memory according to the respective embodiments can be reduced , a transistor having an oxide film thickness different from the thickness of the gate oxide film of the cell transistor needs to be used in order to secure reliability in the core circuit or the boosted voltage circuit for driving the word line , or a circuit portion with the high voltage applied thereto in an i / o circuit according to the conventional art . fig1 to 23 show a circuit constitution in which a high voltage is not applied even with use of the transistor having a reduced size in the core circuit for driving the word line , boosted voltage generation circuit , i / o circuit , or the like . fig1 a shows a circuit constitution of a row decoder applicable to the dram or the ferroelectric memory according to the respective embodiments , and fig1 b shows the signal chart . the potential of a word line wlm changes to vpp from vss and further to vss from vaa (= vint ) according to the present invention . when wdrv indicates a power signal , wlm is in an h level state , and wdrv is set to vpp , vpp is outputted to wlm . when wdrv is set to vaa (= vint ), vaa (= vint ) is outputted to wlm . a portion to which vpp is applied is a circuit constitution in which two stages of nmos transistors and two stages of pmos transistors are connected in series . for example , with wlm = vpp , for the nmos driver transistor on a vpp side as the final stage , gate = vn . therefore , when drain = vpp , source = vn − vt and the source potential is a potential dropping by the threshold value . moreover , the gate - drain voltage = vpp − vn , gate - source voltage = vt , drain - source voltage = vpp − vn + vt , and the voltage is moderated . for the nmos driver transistor on a vss side as the final stage , drain = vn − vt , the gate voltage is vn − vt because of a drop of the previous stage by the threshold value , the gate - drain voltage = 0v , gate - source voltage = vn − vt , drain - source voltage = vn − vt , and the voltage is moderated . the potential of an output signal k 0 of a connection node of the pmos driver transistor of a second stage as the final stage is vpp − vp during selection of the word line . with substantial vpp − vp = vaa , during lowering of wdrv to vaa , a transistor in which the signal k 9 is inputted into the gate and wdrv is inputted into the source is possibly turned off . however , a direction in which the signal k 0 drops is a direction in which the transistor with vp inputted thereto is turned on . therefore , when wdrv is lowered to vaa from vpp , the transistor is on , the potential of the signal k 0 drops due to coupling , and the transistor is prevented from being off . moreover , wdrv may vary among vss − vaa − vpp . then , the state k 0 = vpp exists with vpp = 0v , and therefore a voltage of vpp is applied to the transistor . fig1 a shows another circuit constitution of the row decoder applicable to the dram or the ferroelectric memory according to the respective embodiments , and fig1 b shows the signal chart . different from fig1 a , 18 b , in the circuit constitution , all boosted voltage portions are wdrv power sources , wdrv varies between vpp − vaa , and thereby the word line wlm can change to vpp from vss and further to vss from vaa . when wdrv reaches vpp , the vp potential is also raised , and the applied voltage of pmos is moderated . additionally , the row decoder circuits described with reference to fig1 a , 18 b and fig1 a , 19 b can also be applied to the pht signal generation circuit and block selection signal generation circuit . fig2 a shows a constitution of the signal generation circuit for the row decoder , and fig2 b shows the signal chart . in fig2 a , a wdrv signal to be applied to the row decoder circuits described with reference to fig1 a , 18 b , and fig1 a , 19 b is generated . while variation of the wdrv potential between vpp and vaa (= vint ) is realized , the voltages applied to the respective transistors are moderated . additionally , vaa is an operation voltage inside the chip , and vaa is generally generated by lowering a power source voltage vdd outside the chip by a step - down circuit disposed inside the chip . fig2 a shows a boosted voltage potential vpp generation circuit applicable to the dram or the ferroelectric memory according to the respective embodiments , an fig2 b shows the signal chart . while the boosted voltage potential vpp is generated , the voltages applied to the respective transistors can be moderated . fig2 a shows another boosted voltage potential vpp generation circuit applicable to the dram or the ferroelectric memory according to the respective embodiments , an fig2 b shows the signal chart . while the boosted voltage potential vpp is generated , the voltages applied to the respective transistors can be moderated . fig2 shows an output buffer circuit applicable to the dram or the ferroelectric memory according to the respective embodiments . while an output signal of a vss − vdd amplitude is generated , the voltages applied to the respective transistors can be moderated . fig2 a shows an example of the gate oxide film thickness of the transistor in a conventional dram - logic mixed chip . fig2 b , 24 c show examples of the gate oxide film thickness of the transistor in a case in which the constitutions shown in fig1 a to 23 are used in the dram - logic mixed chip . additionally , the oxide film thickness example is also applicable to the ferroelectric memory - logic mixed chip . fig2 a shows the gate oxide film thickness example of the transistor in the conventional dram - logic mixed chip . since the high voltage is applied to the memory cell , core circuit , or i / o circuit , the oxide film is as thick as 80 a . moreover , in the conventional example , there is a case in which the oxide films of all the transistors are thick . in this case , the process cost is low , but the performance of the logic section is largely deteriorated . fig2 b shows the gate oxide film thickness example of the transistor in the dram - logic mixed chip to which the respective embodiments shown in fig1 a to 17 are applied . in this case , the oxide film of the transistor only of the core circuit or the i / o circuit is as thick as 80 a . however , the gate oxide film of the transistor of the logic circuit , memory cell , or peripheral circuit is as thin as 50 a . the cell transistor can be reduced , and the cell and chip sizes are small . fig2 c shows the gate oxide film thickness example of the transistor in the dram - logic mixed chip to which the respective embodiments shown in fig1 a to 23 are applied . in this case , the oxide film of the transistor in all the circuits is as thin as 50 a , high performance is achieved , and the process cost is low . fig2 a shows an example of the gate oxide film thickness of the transistor in the conventional dram , and fig2 b , 25 c , 25 d show examples of the gate oxide film thickness of the transistor in the dram chip to which the respective embodiments shown in fig1 a to 23 are applied . the present embodiment is also applicable to the ferroelectric memory chip . fig2 a shows an example of the gate oxide film thickness of a conventional transistor in the conventional dram . the oxide films of all the transistors are as thick as 80 a . in this case , the process cost is small , but the performance is inferior . in fig2 b , the oxide films of the transistors of the memory cell , core circuit , and i / o circuit are as thick as 80 a , because the high voltage is applied to the memory cell , core circuit , and i / o circuit . the oxide film of the transistor only of the peripheral circuit is as thin as 50 a . in this case , although the peripheral circuit performance is enhanced , the process cost is high . fig2 c shows the gate oxide film thickness example of the transistor in the dram chip to which the respective embodiments shown in fig1 a to 17 are applied . the gate oxide film of the transistor only of the core circuit or the i / o circuit is as thick as 80 a . the oxide film of the transistor of the memory cell or the peripheral circuit is as thin as 50 a . in this case , the cell transistor can be reduced , and the chip size is small . fig2 d shows the gate oxide film thickness example of the transistor in the dram chip to which the respective embodiments shown in fig1 to 22 are applied . the oxide film of the transistor in all the circuits is as thin as 50 a . while the high performance is achieved , the process cost is low , and the cell and chip sizes are small . fig2 a shows a row decoder circuit constitution applicable to the dram or the ferroelectric memory according to the respective embodiments , and fig2 b shows the signal chart . fig2 a shows an example of the circuit for generating a signal wdrvk to the row decoder circuit constitution applicable to the dram or the ferroelectric memory according to the respective embodiments . fig2 b shows the signal chart . the circuit constitutions of fig2 a , 27 a are different from the circuit constitutions of fig1 a , 19 a , 20 a in that the pmos transistor has a one stage constitution . the pmos transistor has little influence of a hot carrier , and is not easily deteriorated , and the high voltage can be applied only to the pmos transistor . in this example , wdrvk changes to vpp from vss , further to vss from vaa , and the word line wlm can change to vpp , vaa , vss from vss . the present invention has been described based on the embodiments , but can be variously modified and implemented within the scope of the present invention . according to the present invention , an excessively large voltage can be prevented from being applied to the cell transistor . therefore , the threshold voltage of the cell transistor can be raised . while the data holding time is maintained , the voltage applied to the cell transistor is reduced , the cell transistor can be reduced , and the cell and chip sizes can be reduced . moreover , the size reduction of the transistor can be achieved . when the memory cell is realized by a transistor having a performance as high as that of an lsi , a voltage reduction and speed increase can be achieved . additional advantages and modifications will readily occur to those skilled in the art . therefore , the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein . accordingly , various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents .