in the drawings , broad arrows represent busses for multiple - bit parallel digital signals and line arrows represent connections carrying analog signals or single bit digital signals . depending on the processing speed of the devices , compensating delays may be required in certain of the signal paths . one skilled in the art of digital signal processing circuit design would know where such delays would be needed in a particular system . fig2 is a block diagram of a pip display device in which the primary signal is processed using conventional analog apparatus and the secondary signal is processed digitally . this circuitry uses a single clock signal , synchronized to the secondary burst signal , both for sampling and processing the secondary signal and for displaying the secondary image as an inset in the main image . a source of primary composite video signals 10 applies the primary video signals to a y / c separation filter 12 . filter 12 , which may include conventional low - pass and high - pass filters , separates the composite video signals into primary luminance signals , y p , and primary chrominance signals c p . the primary luminance and chrominance signals are applied to a primary chroma / luma processor 14 which may include , for example , band shaping filters for peaking the high frequency components of the luminance signals to develop a signal y &# 39 ; p and a chrominance signal demodulator for deriving the baseband color difference signals ( r - y ) p and ( b - y ) p from the primary chrominance signals , c p . the signals y &# 39 ; p , ( r - y ) p , and ( b - y ) p applied to a matrix 16 which combines the signals to develop the color signals r p , g p and b p . these signals are applied to one set of signal input terminals of an analog multiplexer 26 , the output of which drives a cathode ray tube ( crt ) 28 . the color signals r s , g s and b s developed from the secondary signal are applied to a second set of signal input terminals of the multiplexer 26 . these signals are developed by apparatus described below . a source of secondary composite video signals 50 , which may include the tuner , if amplifier and video detector of a conventional color television receiver , provides secondary composite video signals to an analog - to - digital converter ( adc ) 52 . adc 52 samples and digitizes the secondary composite video signals at instants determined by the sampling clock signal ck . a phase - locked - loop ( pll ) 56 , described below , generates the signal , ck , which has a frequency 4f c substantially equal to four times the chrominance subcarrier frequency , f c . the signal ck is phase locked to the color synchronizing burst component of the secondary video signals . adc 52 provides digitized secondary video signals to a y / c separation filter 54 . filter 54 may be a conventional digital filter having a clock input terminal coupled to receive the signal ck . filter 54 may include , for example , an fir filter which passes the chrominance signal components of composite video signal to the relative exclusion of luminance signal components and a subtracter for subtracting the chrominance signal components from the composite signal to develop luminance signal components . adc 52 also provides secondary composite video signals to a deflection processing unit ( dpu ) 60 , which includes sync separator circuitry 58 and skew error measuring circuitry 59 . the sync separator circuitry 58 and skew measuring circuitry 59 in the illustrated embodiment are components in a phase - locked - loop which produces a horizontal synchronizing signal , shs , that is phase - locked to the horizontal synchronizing signal component of the secondary signal . sync separator circuitry 58 applies the signal shs and a digital value ( hsp ) containing an integer part and a fractional part representing the period of the signal shs in units of one - sixteenth of the sampling clock period ( 1 / 16 ts ) to the skew measuring circuitry 59 . the sync separator circuitry 58 also develops the vertical synchronization signals , svs , and a burst gate signal , bg , from the digitized secondary composite video signals . the burst gate signal , bg , and the separated chrominance signals from filter 54 are applied to pll 56 . pll 56 is , for example , a circuit similar to that described in u . s . pat . no . 4 , 291 , 332 entitled &# 34 ; phase locked circuit &# 34 ; which is hereby incorporated by reference . the clock signal ck is applied to the skew measuring circuitry 59 . exemplary skew measuring circuitry 59 accumulates the fractional part of the horizontal skew period values , hsp , provided by the sync separator circuitry 58 to develop a secondary skew signal , ssk . the integer part of the signal ssk is fed back to the sync separator circuitry 58 , where it is used in the phase - locked - loop to update the horizontal sync period measurement . the fractional part of the signal ssk is retained in the accumulator of the skew measuring circuitry 59 and applied as skew values to the skew correcting circuitry 62 . as used in the present embodiment , the fractional part of the signal ssk represents the time interval between the center of the respective phase locked horizontal sync pulse and the leading edge of the clock pulse which occurs immediately before the center of the respective horizontal sync pulse . this interval is measured with a resolution substantially equal to one - sixteenth of the period of the signal ck . the sync separator circuitry 58 and the skew measuring circuitry 59 are of the type contained in the integrated circuit dpu 2532 manufactured by itt intermetall gmbh and which is described at pages 47 - 72 of the data book &# 34 ; digit 2000 ntsc double - scan vlsi digital tv system &# 34 ; edition 1985 / 5 of itt intermetall , freiburg , w . germany . exemplary skew error correcting circuitry 62 is shown in fig4 . this circuitry interpolates between successive input samples to provide output samples that are substantially equivalent to the samples which would have been taken synchronous with a sampling clock signal having zero skew . the circuitry shown in fig4 may be divided into two parts , a linear interpolator and a correction circuit . luminance samples y s are applied to a delay element 410 , which delays the samples by one period of the clock signal ck . the delayed samples are applied to a multiplier 412 which scales the samples by a factor k . the factor k may be a value between zero and one and is provided by a read only memory ( rom ) 424 in response to the secondary skew signal ssk . luminance samples y s are also applied to a multiplier 414 which scales these undelayed samples by a factor 1 - k , also provided by rom 424 . the samples provided by the multipliers 412 and 414 are summed in adder 416 . the samples provided by adder 416 are linearly interpolated samples . if the frequency components of the sampled signals y s are an order of magnitude or more lower than the sampling frequency , the apparent delay of the interpolated samples is given by the product kt s , where t s is the period of the sampling clock signal ck . as the frequency components of the sampled signals approach the sampling frequency , however , the amount by which ys appears to have been delayed becomes a function of the levels of its higher frequency components as well as of k . the correction circuit , which includes filter 422 , multiplier 428 and adder 420 compensates for the frequency induced delay components . luminance signals y s are applied to the filter 422 which has the transfer function t 422 =- 1 + z - 1 + z - 2 - z - 3 expressed in z transform notation . the samples provided by filter 422 are scaled by a factor c in multiplier 428 . the factor c is provided by rom 424 in response to the secondary skew signal , ssk . the samples developed by adder 416 are applied to a delay element 418 which compensates for the processing time through filter 422 . these delayed samples are then added to the samples from multiplier 428 by an adder 420 . the combination of the linear interpolator and the correcting filter produce signals having an apparent delay of ( 1 + k ) ts where the signals to be delayed have components with frequencies as high as one - third of the frequency of the sampling clock signal . in the ntsc system , for example , where the sampling clock frequency is approximately 14 . 3 mhz this skew correcting circuit provides uniformly spaced delays for luminance signals which may have frequency components up to 4 . 2 mhz . i defines the contents of rom 424 to achieve delay steps of one - sixteenth of a sampling clock period . table i______________________________________ delay totalssk k 1 - k c change delay______________________________________15 1 / 16 15 / 16 1 / 32 t . sub . s / 16 17t . sub . s / 1614 2 / 16 14 / 16 1 / 32 2t . sub . s / 16 18t . sub . s / 1613 3 / 16 13 / 16 2 / 32 3t . sub . s / 16 19t . sub . s / 1612 4 / 16 12 / 16 2 / 32 4t . sub . s / 16 20t . sub . s / 1611 5 / 16 11 / 16 2 / 32 5t . sub . s / 16 21t . sub . s / 1610 6 / 16 10 / 16 3 / 32 6t . sub . s / 16 22t . sub . s / 169 7 / 16 9 / 16 3 / 32 7t . sub . s / 16 23t . sub . s / 168 8 / 16 8 / 16 3 / 32 8t . sub . s / 16 24t . sub . s / 167 9 / 16 7 / 16 3 / 32 9t . sub . s / 16 25t . sub . s / 166 10 / 16 6 / 16 3 / 32 10t . sub . s / 16 26t . sub . s / 165 11 / 16 5 / 16 3 / 32 11t . sub . s / 16 27t . sub . s / 164 12 / 16 4 / 16 2 / 32 12t . sub . s / 16 28t . sub . s / 163 13 / 16 3 / 16 2 / 32 13t . sub . s / 16 29t . sub . s / 162 14 / 16 2 / 16 1 / 32 14t . sub . s / 16 30t . sub . s / 161 15 / 16 1 / 16 1 / 32 15t . sub . s / 16 31t . sub . s / 160 1 0 0 t . sub . s 2t . sub . s______________________________________ the samples provided by this skew correcting circuit 62 have apparent delays of between 17t s / 16 and 2t s . the delay is only apparent because the actual timing of the samples has not been changed . the skew correcting circuit 62 adjusts the sample values in each line of secondary luminance signals so they appear to have been generated using a sampling clock signal which had negligible skew . the chrominance samples provided by y / c separation filter 54 are applied to delay element 63 which provides a two sample period delay to compensate for the delay through the skew correcting circuitry 62 . because the chrominance signal has a smaller bandwidth than the luminance signal and because the eye is less sensitive to color transitions than to changes in brightness , skew errors in the chrominance signal are not as noticeable as skew errors in the luminance signal . accordingly , the apparatus shown in fig1 does not correct skew errors in the chrominance signal . it will be appreciated , however , that delay element 63 may be replaced with a skew correcting circuit similar to circuit element 62 . the luminance samples from skew correcting circuitry 62 and the chrominance samples from delay element 63 are applied to a secondary chroma / luma processor 64 . processor 64 may include , for example , an fir band shaping filter for peaking the frequency spectrum of the digital luminance signals to provide a modified secondary luminance signal y s &# 39 ; and a digital chrominance demodulator for developing samples which represent the baseband secondary color difference signals ( r - y ) s and ( b - y ) s . the signals y s &# 39 ;, ( r - y ) s and ( b - y ) s are applied to pip field memory 68 where they are subsampled and stored under control of the write address generator circuitry 70 . memory 68 may be a conventional random access memory having a sufficient number of storage cells to hold one field of the subsampled secondary signal . this memory may be organized as three separate field memories , one for the luminance signal and one for each of the two color difference signals , or it may be organized as a single field memory with the sampled luminance and color difference signals combined into a single sampled signal . for example , these signals may be combined by alternately concatenating samples of the two color difference signals to samples of the luminance signal . data from the secondary chroma / luma processor 64 is written into the field memory 68 under control of the memory address generator circuity 70 . the circuitry 70 develops write address signals , waddr , and other control signals wcs , as may be needed from the clock signal ck , and the secondary vertical and horizontal sync signals svs and shs respectively . the write address generator circuitry 70 operates to subsample the secondary signal in , for example , a three - to - one ratio both vertically and horizontally by providing address values and control signals for the memory 68 at appropriate times . samples representing lines of the subsampled secondary image are read from the pip field memory 68 under control of the read address generator circuitry 24 . the signals applied to circuitry 24 are the primary vertical and horizontal sync signals , pvs and phs respectively , and a skew corrected clock signal ck &# 39 ;. the circuitry 24 may for example , count pulses of the horizontal sync signal , phs , relative to the vertical sync pulses , pvs , and pulses of the signal ck &# 39 ; relative to the primary horizontal sync pulses to determine when to initiate read operations for the memory 68 and when to switch the multiplexer 26 between providing primary and secondary drive signals to the display device 28 . read address generator 24 provides a read address signal , raddr , and read control signals rcs , to the field memory 68 and a primary / secondary image selection signal , p / s to the multiplexer 26 . the write address generator circuitry 70 , read address generator circuitry 24 and field memory 68 are not a part of the present invention and , so , are not described in detail . exemplary circuitry for subsampling , storing , and retrieving the signal which produces the insert image is described in the u . s . pat . nos . 4 , 249 , 213 entitled &# 34 ; picture - in - picture televsion receiver &# 34 ; and 4 , 139 , 860 entitled &# 34 ; television receiver equipped for simultaneously showing several programs &# 34 ; which are hereby incorporated by reference . the read address generator 24 , it is recalled , operates in synchronism with the skew corrected clock signal ck &# 39 ;. this signal is generated as follows . primary composite video signals from source 10 are applied to an adc 17 which is clocked by the signal ck provided by the pll 56 . adc 17 applies the sampled primary composite video signals to a dpu 20 . dpu 20 , which includes sync separator 18 and skew measuring circuitry 19 may be identical to the dpu 60 described above . the sync separator 18 develops the primary vertical sync signal , pvs , and the primary horizontal sync signal , phs , from the primary composite video signals . the signal phs , the horizontal sync period value hsp , and the clock signal ck are applied to the skew measuring circuitry 19 . circuitry 19 is functionally identical to the skew measuring circuitry 59 described above . it measures the time difference between the center of each pulse of the signal phs and the leading edge of the immediately preceding pulse of the clock signal ck . the fractional part of the signal , psk , provided by the skew measuring circuitry 19 is a four bit value indicating the skew for each primary horizontal scan line in units of one - sixteenth of the period of the clock signal ck . the integer part of the signal psk is applied to the sync separator 18 as set forth above in reference to dpu 60 . the fractional part of the signal psk and the signal ck are applied to the skew correcting circuitry 22 . circuitry 22 may be a programmable delay element similar to that shown in fig5 . in fig5 the clock signal ck is applied to the input termnal of an inverter i 1 which is the first inverter in a chain of thirty series - connected inverters . the inverter chain is organized as fifteen pairs of inverters , i 1 and i 1 &# 39 ; through i 15 and i 15 &# 39 ;. the input terminal to the inverter i 1 and the output terminals of all of the pairs , i . e . i 1 &# 39 ;, i 2 &# 39 ; . . . i 15 &# 39 ; are connected to respectively different data input terminals of the multiplexer 500 . the control input port of multiplexer 500 is coupled to receive the fractional part of the primary skew signal , psk , provided by the skew measuring circuitry 19 . each pair of inverters in the chain has a signal propogation delay of approximately one - sixteenth of the period of clock signal ck so the output terminals of each of the pairs provide clock signals delayed by between one - sixteenth and fifteen - sixteenths of a clock period . the multiplexer 500 is conditioned by the fractional part of the signal psk to provide , as its output signal ck &# 39 ;, the signal ck when psk is zero , the signal at the output terminal of inverter of i 1 &# 39 ; when psk is one , the signal at the output terminal of inverter i 2 &# 39 ; when psk is two , and so on , providing the signal at the output terminal of inverter i 15 &# 39 ; when psk is fifteen . accordingly , the signal ck &# 39 ; provided by the skew correcting circuitry 22 is a clock signal ck delayed by an amount of time approximately equal to the value of the fractional part of psk times one - sixteenth of the period of the signal ck . as set forth above , in reference to fig1 this signal is a skew corrected clock signal , which is to say a clock signal aligned with the horizontal sync signal phs from line - to - line . the samples provided by the memory 68 in synchronism with the skew corrected clock signal ck &# 39 ; are applied to a digital - to - analog converter ( dac ) 72 which is clocked by the skew corrected clock signal ck &# 39 ;. dac 72 provides analog signals representing the secondary luminance and ( r - y ) and ( b - y ) color difference signals to the matrix 74 . matrix 74 is a conventional analog matrix which converts secondary luminance and color difference signals into the color signals r s , g s , and b s for application to the multiplexer 26 as set forth above . the analog multiplexer 26 is controlled by the image selection signal p / s provided by the read address generator 24 to apply either primary or secondary signals to the display device 28 to develop composite pip images . fig6 is a block diagram showing alternative circuitry to correct for skew in the primary signal . this embodiment uses an interpolation scheme which is the same as is used to correct for the skew of the secondary signal . the read address generator circuitry 24 &# 39 ; is clocked by the signal ck but is otherwise the same as the circuitry 24 described in reference to fig2 . from the clock signal ck and the primary horizontal and vertical sync signals phs and pvs , read address generator circuitry 24 &# 39 ; develops the read address signal raddr and the read control signals rcs which control the reading of the subsampled secondary luminance and color difference signals from the pip field memory 68 . the luminance samples , y ss , are applied to skew correcting circuitry 22 &# 39 ; which is responsive to the fractional part of the signal psk . circuitry 22 &# 39 ; may be identical to the skew correcting circuitry 62 described above in reference to fig2 . circuitry 22 &# 39 ; interpolates between successive ones of the samples y ss to provide samples having values representing a signal delayed by the skew value . in other words , substantially the same signal as would be represented by the samples read from the memory in synchronism with a skew corrected clock signal . the luminance samples developed by the skew correcting circuitry 22 &# 39 ; are applied to a dac 72 &# 39 ;. the ( r - y ) and ( b - y ) color difference samples provided by the field memory 68 &# 39 ; are applied to the dac 72 &# 39 ; via the compensating delay elements 602 and 604 respectively . delay elements 602 and 604 compensate for processing delay in the skew correcting circuitry 22 &# 39 ;. as set forth in reference to the skew correcting circuitry 62 , only the luminance signals need skew correction since the eye is less sensitive to changes in color than to changes in brightness . nonetheless , it is contemplated that the delay elements 602 and 604 may be replaced by skew correcting circuitry similar to the circuitry 22 &# 39 ; if skew correction of the color difference samples is found to be desirable . the dac 72 &# 39 ; is clocked by the uncorrected clock signal ck but is otherwise the same as the dac 72 described with reference to fig2 . dac 72 &# 39 ; provides analog luminance and color difference signals representing the reduced secondary signal to the matrix 74 . fig3 is a block diagram of an alternative embodiment of the invention in which both the primary and secondary signals are processed digitally . a single clock signal , pck , which is phase locked to the primary color synchronizing burst signal , is used for both the primary and secondary processing circuitry . since the secondary signals are sampled by a clock which is not phase locked to the secondary color burst signal , this embodiment of the invention includes circuitry to adjust the phase of the secondary chrominance signals to ensure proper color reproduction . in the pip system shown in fig3 analog composite video signals from a source of primary composite video signals 310 are applied to an adc 317 . adc 317 is responsive to the primary burst locked clock signal pck to provide digital samples representing the analog primary video signals . these samples are applied to a y / c separation filter 312 and to the dpu 320 . dpu 320 is , for example , identical to the dpus 20 and 60 described above . it provides the primary vertical and horizontal synchronization signals , phs and pvs , a primary burst gate signal , pbg , and a signal , psk , representing the skew of the clock signal , pck , relative to the primary horizontal sync signal , phs , as a proper fraction of the clock period . the y / c separation filter 312 , which may be identical to the filter 54 , separates the luminance and chrominance components from the primary composite video signals . the primary chrominance signals from filter 312 and the burst gate signal pbg from sync separator 318 are applied to the pll 321 . pll 321 , which may contain circuitry identical to that used by the pll 56 , generates the clock signal pck having a frequency of substantially 4f c that is phase - locked to the color burst component of the primary signal . the primary luminance and chrominance signal components are applied to the primary chroma / luma processor 314 . chroma / luma processor 314 provides processed luminance signals and ( r - y ) and ( b - y ) color difference signals to the dac 315 . dac 315 converts the digital luminance and color difference signals into analog form and applies the analog signals to an rgb matrix 316 . matrix 316 develops the red , green , and blue color signals which represent the primary image , and applies them to a first set of signal input terminals of a multiplexer 326 . multiplexer 326 , selects between the color signals representing the primary image and color signals representing the secondary image , which are applied to a second set of signal input terminals , to drive the display device 328 . apparatus which generates the color signals for the secondary image and which generates the selection signal , p / s , for the multiplexer 326 is described below . analog composite video signals from a source of secondary composite video signals 350 are applied to an adc 352 . adc 352 is responsive to the primary sampling clock signal pck for providing samples representing secondary composite video signals to the y / c separation filter 354 and to the dpu 360 . dpu 360 , for example , is identical to the dpus 20 and 60 described above . it provides the secondary horizontal and vertical synchronization signals , shs and svs respectively , a secondary burst gate signal sbg , and a signal , ssk , representing the skew of the clock signal pck relative to the secondary horizontal sync signal shs as a proper fraction of the clock period . y / c separation filter 354 , separates the secondary composite video samples into a luminance signal component and a chrominance signal component . the luminance signal component and the signal ssk from skew measuring circuitry 359 are applied to skew correcting circuitry 362 . the circuitry 362 may be identical to the circuitry described with reference to fig4 . it produces luminance samples having equal skew from line - to - line relative to the secondary horizontal sync signal shs . these samples are applied to the secondary chroma / luma processor 364 . the chrominance samples from filter 354 are applied to the processor 364 via the delay element 363 . delay element 363 compensates for the processing delays incurred by the luminance samples in the skew correction circuitry 362 by delaying the chrominance samples by two sample periods . the secondary luma / chroma processor 364 processes the luminance signal and demodulates the chrominance signal into two quadrature phase related color difference signals . in this instance , however , the color difference signals provided by the processor 364 may not be ( r - y ) and ( b - y ) signals . the demodulator in the chroma / luma processor 364 will provide ( r - y ) and ( b - y ) signals only when the sampling clock signal has a frequency of 4f c and is phase locked to the color burst component of the secondary signal . in this embodiment , the sampling clock signal used to develop the secondary samples is phase locked to the primary color burst component . since the primary and secondary signals may be from different sources , there may be phase and frequency differences between their respective color burst signals . consequently , there may be phase errors in the demodulated color difference signals provided by the processor 364 relative to the ( r - y ) and ( b - y ) phases of the secondary signal . the present embodiment includes chrominance phase error correction circuitry 365 to detect and correct phase errors in the color difference signals provided by processor 364 . this circuit is not a part of the present invention . suitable circuitry 365 may be built by one skilled in the art from the teachings of the patent application ser . no . 567 , 190 entitled &# 34 ; a digital video signal processing system using asynchronous a - to - d encoding &# 34 ;, which is hereby incorporated by reference . briefly , the circuitry 365 converts the two color difference signals into a phase angle signal and an amplitude signal . the phase signal is compared against a reference phase during the secondary burst interval . the difference between the burst phase and the reference phase is used to correct the phase and amplitude signals in a closed loop control system . the corrected phase and amplitude signals are then processed to develop at least two color difference signals ( e . g . ( r - y ) and ( b - y )). the phase corrected color difference signals provided by the circuitry 365 and the luminance signal provided by processor 364 via compensating delay element 367 are applied to the pip field memory 368 . the pip field memory 368 , memory write address generator circutry 370 and memory read address generator circuitry 324 may be similar to the respective field memory 68 , and memory write and read address generator circutry 70 and 24 of fig2 . the circuitry 370 and 324 are responsive to the clock signal pck and skew corrected clock signal pck &# 39 ; respectively , but otherwise operate identically to the circuitry described above . the skew corrected clock signal pck &# 39 ; is developed by the skew correction circuitry 322 . circuitry 322 , which may be similar to the circuitry 22 , delays the clock signal pck by the measured skew value times one - sixteenth of the period of pck , to produce a skew corrected clock signal pck &# 39 ;. it is contemplated that circuitry similar to that shown in fig6 may be used in place of the skew correcting circuitry 622 to correct for the skew of the primary signal . the samples provided by the pip field memory 368 under control of the memory output address and timing control circuitry are applied to a dac 372 . dac 372 , synchronous with the skew corrected clock signal pck &# 39 ;, develops analog luminance and ( r - y ) and ( b - y ) color difference signals representing the secondary image and applies these samples to the matrix 374 . matrix 374 converts these luminance and color difference signals into red , green and blue color signals . these color signals , which represent the secondary image , are applied to the second set of signal input terminals of the analog multiplexer 326 as described above . although the embodiments described above use digital processing circuitry and use random access memory for the field store , it is contemplated that similar skew correction circuitry could be used with analog sampled data signals and that analog or digital shift register memories could be used for the field store .