fig1 is a block diagram of one embodiment of a display device of the present invention . in fig1 numeral 1 denotes a system bus , numeral 2 denotes a driver for an address signal , an access request signal and an acknowledge signal , numeral 3 denotes a data buffer , numeral 4 denotes a host interface which is an interface circuit between a host cpu ( not shown ) connected to the bus 1 and a processor in a control circuit , numeral 5 denotes a large scale integrated ( lsi ) for supporting a video graphics adapter vga register , numeral 6 denotes a graphics processor for drawing and data transfer , numeral 10 denotes a program memory comprising a dynamic ram for storing a program for the graphics processor , numeral 7 denotes an access sampling counter which is reset by an access signal to a video memory , numeral 8 denotes a memory controller for generating a control signal to the video memory which stores display information , numeral 9 denotes a video memory , and numeral 11 denotes a video interface for exchanging video data and a sync . signal with a flc display unit 50 . these units form a control circuit 40 for the flc display unit 50 . numeral 20 denotes an address signal , an access request signal and an acknowledge signal , numeral 21 denotes an access signal to the vga support chip 5 and the graphics processor 6 , numeral 23 denotes data exchanged between the graphics processor 6 and the program memory 10 , numeral 22 denotes data exchanged between the data buffer 3 , and the vga support chip 5 , the graphics processor 6 and the video memory 9 , numeral 24 denotes an access request for the video memory 9 from the vga support chip 5 to the memory controller 8 , numeral 25 denotes an access request for the video memory 9 from the graphics processor 6 to the memory controller 8 , numeral 26 denotes a control signal to the video memory 9 , numeral 27 denotes display data read from the video memory 9 , numeral 28 denotes data to be sent to the flc display unit 50 , numeral 29 denotes a sync . signal and a control signal to and from the flc display unit 50 , numeral 30 denotes a sync . signal and a control signal , numeral 31 denotes a sync . signal applied to the access sampling counter 7 , and numeral 32 denotes a signal noticing that there has been no access to the video memory 9 for a predetermined time period . numeral 12 denotes a display controller which interfaces the display control circuit 40 and the flc display unit 50 controls a segment driver 15 and a common driver 17 and controls the overall display unit 50 , numeral 13 denotes a shift register which transfer , one line of the video data 34 from the display controller 12 , numeral 14 denotes a line memory for storing one line of the video data , numeral 15 denotes the segment driver for supplying a predetermined drive waveform to the information electrodes of a display panel 18 at a predetermined timing in accordance with the video data in the line memory 14 , numeral 18 denotes the display panel which uses a ferroelectric liquid crystal , numeral 16 denotes a line address decoder for selecting a scan line address data 35 from the display controller 12 , numeral 17 denotes the common driver for supplying a predetermined drive waveform to the selected scan line ( scan electrode ) at a predetermined timing , and numerals 33 and 36 denote control lines to the segment and common drivers , respectively . these units form the flc display unit 50 . the basic operation of the image display in the device of fig1 is now explained . the refreshing of the display screen by the host cpu ( when the operator is conducting normal operation ) is first explained . in a conventional crt control circuit , the host cpu can directly random access the video memory , but in the flc display control circuit 40 of the present embodiment , the host cpu cannot directly access the video memory 9 . instead , the host cpu rewrites the display data through the graphics processor 6 . for example , when a straight line is to be displayed , the host cpu issues a line draw command to the graphics processor 6 and sends necessary information such as a start point and an end point . the graphics processor determines an access address based on the given information to access the video memory 9 . the display of other graphic patterns and characters and commands related to the vga are executed by the graphics processor 6 or the vga support chip 5 by accessing the video memory 9 in accordance with the command from the host cpu ( or a bios command in case of vga ). the access sampling counter 7 monitors the access to the video memory 9 , and if there has been no access ( writing ) to the video memory 9 for a predetermined time period , it send a notice signal 32 to the flc display unit 50 . when the graphics processor 6 or the vga support chip 5 accesses the video memory 9 , the access sampling counter 7 is reset and it starts counting from the beginning . while the operator operates in a normal manner , the access to the video memory 9 is continuously repeated and the notice signal 32 is not produced from the access sampling counter 7 . the display data in the video memory 9 is read out line by line by a command from the graphics processor 6 , and is supplied together with the scan address data ( not shown in the control circuit of fig1 ) to the flc display unit 50 through the video interface 11 . whether the display data is draw data or not is determined by the graphics processor 6 by determining whether it is data requesting a response , that is , image information which requires partial rewriting , or by the host cpu by supplying to the graphics processor 6 identification information as to the data requiring the partial rewriting . the display data which requires the response to display to the flc display is transferred at a high priority . the display controller 12 in the flc display unit 50 receives the scan line address data and the display data ( video data ) from the flc display control circuit 40 , and transfers the scan line address data 35 to the line address decoder 16 of the scan electrode drivers ( 16 , 17 ), and the video data 34 to the shift register 13 of the information electrode drivers ( 13 - 15 ). the line address decoder 16 of the scan electrode drivers selects one scan line in accordance with the scan line address data 35 . the common driver 17 supplies a predetermined drive waveform to the selected scan line ( scan electrode ) for a selection period ( one horizontal scan period ). on the other hand , at the end of the shift of one line of video data , the shift register 13 of the information electrode driver transfers the video data to the line memory 14 to hold it for one horizontal scan period . the segment driver 15 produces a drive waveform in accordance with the video data of the line memory 14 , in synchronism with the selection period of the common driver 17 . the writing to the display panel in the normal operation is accomplished by a commonly known line sequential scan , and the partial rewriting scan is made for the draw information which requires a response as a man - machine interface such as cursor movement , character entry and screen scroll , and a total screen refreshing by the multi - interlaced scan is made for other draw information . when the host cpu does not update the display screen for a predetermined period , the access sampling counter 7 produces the notice signal 32 and the flc display panel is driven to a totally black state to erase the display on the display panel , and the drive signal to panel 18 is terminated and the liquid crystal is driven into the memory status . the access sampling counter 7 receives the access ( write ) signal to the video memory 9 as a reset ( or present ) signal , and the sync . signal 31 ( for example , horizontal sync . signal ) from the flc display unit 50 as a clock , and an overflow ( carry ) signal of the counter is used as the notice signal 32 which indicates that there has been no access to the video memory 9 for the predetermined period . in practice , one frame time is counted based on the sync . signal 31 ( horizontal sync . signal ) ( for example , where the number of scan lines is 1024 , one frame time is the ( horizontal sync . signal )× 1024 ), one frame time is divided by 64 to generate the clock , which is supplied to an 8 - bit counter ( access sampling counter ). assuming that a standard horizontal scan period of the flc display panel is 100 μs , the detection time may vary from approximately 6 seconds to approximately 27 minutes by appropriately presetting the counter . if there is no access to the video memory 9 for such a preset detection time , the access sampling counter 7 asserts ( enables ) the notice signal 32 to inform the display controller 12 that access to the video memory 9 has been stopped ( no change in the screen display ). the notice signal 32 is produced asynchronously with the drive of the display panel 18 . when the display controller 12 recognizes that the notice signal 32 has been asserted , it waits for the termination of the drive of the scan electrodes which are being scanned ( because it receives the notice signal 32 asynchronously ) and then sends a drive waveform output termination signal ( contained in the signals 33 and 36 ) to the segment and common drivers . then , the segment driver 15 simultaneously applies an erase signal to all bits . during the application time , the scan signal is kept at vc shown in fig2 . after the scan , the image erase signal 90 is asserted and v4 shown in fig2 is applied to all bits of the segment driver 15 for a predetermined period to simultaneously erase the entire screen display . in the subsequent drive termination period , the segment driver 15 and the common driver 17 keep their output terminals to the flc display panel 18 at the same potential while the notice signal 32 to terminate the drive waveform is asserted , to control the panel into a non - scan state ( scan is not performed while a voltage is applied ). the segment driver 15 and the common driver 17 have a function for controlling their output terminals into a high impedance ( electrically isolated ) state . the flc display panel 18 may be driven into a memory state by keeping the information electrode and the scan electrode at the same potential , or by driving them into the high impedance state which is a complete non - drive state ( as distinguished from the non - scan state ) which one of the methods is to be used to control the display panel into the memory state may be selected by the control from the display controller 12 . an operation of the flc display panel 18 to return to the normal drive state from the memory state is now explained . when the access to the video memory 9 is performed at least once , the access sampling counter 7 immediately negates ( disables ) the notice signal 32 to inform to the display controller 12 of the access ( write request ) to the video memory 9 . since the notice signal 32 is negated asynchronously with the drive ( scan ) of the display panel 18 , the display controller 12 negates the drive waveform output termination signals 33 and 36 to the segment and common drivers after the termination of the drive of the scan electrodes which are being scanned ( in synchronism with the scan of the display panel ) in order to restore the normal drive state , that is , the &# 34 ;( partial rewriting scan )+( entire screen refreshing scan )&# 34 ; state . fig2 illustrates the scan signal ( drive waveform ) applied to the scan electrodes and the information signal ( drive waveform ) applied to the information electrodes when the display panel 18 shifts to the memory state and then returns to the normal drive state . the scan electrode drive waveform produced by the common driver 17 erases all lines ( one scan line ) on an erase panel of a positive electrical field ( voltage level : v1 ) and then writes by a write pulse of a negative electrical field ( voltage level : v2 ). the write pulse is in synchronism with the information electrode drive waveform ( voltage levels : v3 , v4 ) produced by the segment driver 15 . when a combined waveform exceeds a write threshold , it transits from the erase state to another state , and if the combined waveform does not exceed the threshold , the erase state is held . in this manner , two states are selectively used during the selection period ( horizontal scan period ) and is repeated for all scan lines to draw a desired pattern . after the normal scan drive output has been terminated , the segment drivers 15 for all bits produce signals of level v4 while the image erase signal 90 is at high level , and the scan driver 17 keeps the level vc to erase the display state . then , in order to switch to the memory state , the outputs of the common and segment drivers are kept at the same level ( level vc ) or at the high impedance state ( z in fig2 ) to keep the display panel in the erase memory state . in the erase memory state , the image is erased to white and stored , or erased to black and stored . in the present invention , twisted nematic liquid crystal may be used in place of the ferroelectric liquid crystal . the drive control means used in the present invention stops the application of the scan signal and the information signal by controlling the drive means such that the voltages applied to the scan electrodes and the information electrodes are of the same potential or the scan electrodes and the information electrodes are kept at the same high impedance state . for a display device as described relative to fig1 and 2 , the image is normally displayed in accordance with the image information which varies from time to time by the partial rewriting scan and the entire screen refreshing scan by the multi - interlaced scan . if the change detection means does not detect the change of the image information for the predetermined time period , the drive control means erases the display on the display panel and stops the application of the scan signal and the information signal . if the change detection means thereafter detects the change of the image information , the drive control means resumes the application of the scan signal and the information signal to resume the normal display . in this manner , the period of displaying the same image which causes the degradation of image quality is shortened , the degradation of image quality is prevented and the reliability of the device is improved . since the display device of the present invention comprises means for detecting the change of the image information and means for erasing the display , stopping the application of the drive signal and resuming the application of the drive signal in accordance with the detection result , the display screen is erased when there has been no change in the image information for a predetermined time period so that the power consumption is reduced and the reliability of the device is improved .