a method of power optimization in a memory is disclosed . the method generally includes the steps of dividing a plurality of bit cells in a design of the memory into a plurality of first rows storing programmed data and at least one second row storing only padding data , adjusting the design such that a second power consumption in each of the second rows is lower than a first power consumption in each of the first rows and generating a file defining the design as adjusted .