a semiconductor device comprises four sram cells in four quadrants of a region of the semiconductor device , wherein the four sram cells include finfet transistors comprising gate features engaging fin active lines , and the fin active lines of the four sram cells have reflection symmetry with respect to an imaginary line dividing the four quadrants along a first direction .