a buffer circuit in an integrated circuit for applying to a connecting terminal thereof an output signal the polarity of which depends on a voltage to which an external load resistor is connected , the other end of this load resistor being connected to the terminal . the circuit comprises two output transistors arranged in series with two current measuring impedances for measuring the direction of the current flowing through the load resistor and for cutting off one of the output transistors .