a self - aligned one transistor - capacitor memory cell is provided which uses an n - channel mos transistor having separate drain and source regions with a first level polysilicon conductor coupled to the top plate of the capacitor and separate second level polysilicon conductors coupled to the gate and drain of the transistor . a reduction in a dimension of the memory cell is acheived compared to a similar memory cell which uses only one level of conductors .