an apparatus of three - dimensional integrated - circuit chip is provided . the apparatus uses a test through - silicon - via . the test tsv is used as a redundant tsv operated under a normal mode . vice versa , the test tsv is remained to be used as a traditional test tsv under a scan mode . the present invention significantly reduces the number of redundant tsvs and the production cost of the chip .