a transceiver comprises a first interface to receive a first signal , through a first channel , from a memory device . a transmitter transmits a second signal that represents the first signal , through a second channel , to a master device . a plurality of registers stores a plurality of values provided by the master device . the plurality of values includes a first value that specifies a transmit timing adjustment to the second signal to transmit to the master device by the transmitter .