provided are a system and method for timing improvements by dual output synchronizing buffer . the method comprises providing at least two outputs on a synchronizing first - in - first - out buffer in a combinational logic circuit . the method further includes latching data into the fifo . the method also includes alternating which of the two outputs by which the data is latched out of the fifo , thereby extending timing in the combinational logic circuit .