a first and second plurality of gates are coupled respectively between first and second source storage elements and first and second destination storage elements . the first and second plurality of gates are slept to reduce leakage current in the plurality of gates under certain conditions by turning off respective one or more transistors between the first and second plurality of gates and power supplies . a third plurality of gates are maintained in a reduced leakage current state or regular state based on conditions associated with the source and destination elements for the first and second plurality of gates .