a process for preparing a complementary mos integrated circuit by forming a shallow first source - drain region near the gate ; determining simultaneously the contact holes in the source - drain regions of both of the p - channel and n - channel transistors ; forming a deep second source - drain region from the contact holes using thermal diffusion ; and forming the electrodes at the contact holes .