this invention relates to a flash eeprom cell and manufacturing methods thereof , especially which is capable of three different output levels by the variation of effective channel length depending on whether either or all of two floating gates are programmed or erased and the combination of bias , in which two floating gates are formed on a channel region .