an interfacing circuit comprising a first in first out memory for exchanging data between a “ data producer device ” and a “ data consumer device ”. the fifo memory is controlled by first write control signals and second read control signals . the interfacing circuit further includes : a redundancy filter for receiving a sequence of n data to be stored within said fifo , and for generating a redundancy control word representative of the presence of consecutive identical data within said sequence ; means for controlling said first and said second control signals of said fifo for the purpose of preventing the storage into said fifo of multiple consecutive identical data and more important to make possible to accelerate the average speed of the data flux going to the “ data consumer device ” without need to accelerate the clocking of the memory feeding the said fifo thanks to increase of efficiency of transfers due to redundancy filtering .