a memory device test circuit and method are described . these operate to maintain a local phase signal active over multiple row activate commands . as a result , an arbitrary number of word lines may be activated together , in an arbitrary order and in arbitrary locations , in response to user - programmable instructions . this allows test sequences to be tailored after the memory device has been designed and can greatly reduce testing times for memory devices .