the present invention relates to a test arrangement for a serdes ip block and in particular provides a serdes test chip comprising a serdes instance to be tested and further instances of said serdes , said further instances constitution a data transfer path for data with which said serdes is to be tested . the data may come from a programmable gate array and enables the testing of data transfer schemes yet to be embodied in an integrated circuit ip block .