an integrated circuit comprising a field programmable gate array including a plurality of logic tiles physically organized in at least one row and at least one column and wherein each logic tile is electrically coupled and physically adjacent to at least one other logic tile of the plurality of logic tiles and includes logic circuitry , memory , and a configurable switch interconnect network which is electrically coupled to the memory , wherein the configurable switch interconnect network includes a plurality of switches electrically interconnected and organized into a plurality of switch matrices and wherein the plurality of switch matrices are arranged in a plurality of stages . in one embodiment , each logic tile of the plurality of logic tiles is capable of communicating , during operation , with at least one other logic tile of the plurality of logic tiles .