a memory checking circuit for periodically reading the data from all locations therein . the circuit includes logic to correct and restore data from locations where an error has occurred . the circuit quickly identifies all memory locations present during search mode at a fast rate and reads all present locations at a slower rate during normal mode .