in one embodiment , the present invention includes a double gate transistor having a silicon fin formed on a buried oxide layer and first and second insulation layers formed on a portion of the silicon fin , where at least the second insulation layer has a pair of portions extending onto respective first and second portions of the silicon fin to each act as a self - aligned spacer structure . other embodiments are described and claimed .