a synchronous bus system that enables the bus lengths between devices to be extended such that the timing budget is more than one clock cycle . a reset process resets the transmission and reception circuitry and both circuitry function according to prespecified parameters relative to the deassertion of the reset signal such that the amount of logic required to latch and sample the data is minimized . as the timing budget is not limited to one clock cycle , devices can be spaced further apart providing more physical space for devices . furthermore , skew sensitivity is reduced as to the skew is distributed over multiple clock periods .