while a drain power source of a reset transistor and a drain power source of an amplifying transistor are separated , the load of drain power source can be reduced by sharing a drain diffusion layer of the reset transistor and a drain diffusion layer of the amplifying transistor by adjacent cells in sharing pixel units . further , an efficient pixel layout is provided by reducing the number of routing wires .