a data storage device has a host controller interface , a plurality of microprocessor units each having a portion of random access memory dedicated thereto , a plurality of flash device configurations each having dedicated bus connections to individual ones or multiples of the microprocessor units , and a dataflow controller accessible to the host controller interface for managing access to the flash device configurations .