in a wafer with chips and elongate separating zones between the chips , each chip comprises at least one sawing loop , which sawing loop comprises two protecting strips projecting from a planar protecting layer of the chip , wherein said protecting strips are widened by means of wider strip portions where they emerge from the planar protecting layer , and wherein the protecting strips and the planar protecting layer are provided with weak spots serving as envisaged breakage points .