a method for manufacturing cmos transistors for integrated circuits which have metal gates and heavily doped source and drain electrode regions , thereby improving their resisting capability to a high voltage while reducing cycle time for manufacture . as a result , the performance of the transistors is improved and the cost of manufacture is reduced .