a load - reducing memory module includes a plurality of memory components such as drams . the memory components are organized into sets or ranks such that they can be accessed simultaneously for the full data bit - width of the memory module . a plurality of load reducing switching circuits is used to drive data bits from a memory controller to the plurality of memory components . the load reducing switching circuits are also used to multiplex the data lines from the memory components and drive the data bits to the memory controller .