a semiconductor integrated circuit having a data path including k macro cells , each macro cell for processing data of different widths . each macro cell consists of a plurality of leaves , each leaf performing data processing on one bit of data . the semiconductor integrated circuit is laid out in a rectangular pattern so that leaves of a macro cell processing j × n bit wide data are l / j as wide as leaves of a macro cell executing n bit wide data .