an integrated circuit packaging structure , which can accommodate two or four memory chips in a single package . the feature rests upon a packaging structure that makes independent data buses between two memory chips , while implementing in parallel the address buses and control buses , and finally encapsulates them within one package in the expectation of doubling the memory capacity without increasing the size of the package and the number of pins .