the present disclosure provides circuitry and a method for digital clock generation including the generation of integer and non - integer sub clocks . the proposed method provides simplified constant signal propagation and low skew in the divided clock path independent of division factor . also provided is a simplified mechanism for generating low power clock patterns divided down by factors which are non - integer , phase - shifted , repeated pulse trains , dynamically changing and glitch - free .