the present invention discloses a shared - variable - based approach for fast and accurate multi - core cache coherence simulation . while the intuitive , conventional approach , synchronizing at either every cycle or memory access , gives accurate simulation results , it has poor performance due to huge simulation overloads . in the present invention , timing synchronization is only needed before shared variable accesses in order to maintain accuracy while improving the efficiency in the proposed shared - variable - based approach .