transistor gate linewidths can be made to be effectively smaller by etching a notch at the bottom of the gate to reduce the effective linewidth . this can be done by etching at a layer interface , such as a silicon - germanium interface in an over - etch step .