a technique for and structures for camouflaging an integrated circuit structure . a layer of conductive material having a controlled outline is disposed to provide artifact edges of the conductive material that resemble an operable device when in fact the device is not operable .