there is disclosed a synchronous circuit having the function of generating a detecting signal to detect a serial input signal by a receiving stage , and capable of reducing erroneous data by generating a reset signal at every rising and falling edge of the serial input signal .