a method and apparatus is disclosed for generating , based upon user input , clock signals which are delayed by sub - delays which are of a size that is smaller than the smallest achievable delay of a conventional delay element . a user can selectively add one or more sub - delays by providing control inputs which define the desired number of sub - delays to be added .