a structure and a method for preventing latchup in a gate array . the structure including : a nfet gate array and a pfet gate array in a substrate ; an electrically conductive through via extending from a bottom surface of the substrate toward a top surface of the substrate the nfet gate array and pfet gate array , the through via electrically contacting the p - well .