a system , method , and apparatus for the constant time , branchless conversion of decimal integers of varying size in ascii format to a decimal integer in binary decimal format in a vector processor utilizing simultaneous conversion of the string to a binary format , followed by simultaneous multiplications of the binary result by appropriate powers of ten and a fixed number of steps of vector addition , followed by a final step of a scalar multiplication of a sign value .