a method for testing a memory device . the method writes test data to an array of cells of the memory device during a test mode . the method calls for driving a cell plate of the memory device during at least a portion of the test with a current level that is less than the current used during normal operation . this amplifies the affect of defective cells on the cell plate voltage thereby allowing identification of unacceptably weak cells with shorter , less strenuous tests .