the invention relates to an interconnect , and to interconnect architecture , for communicating between processing elements and memory modules in a computer system comprising on - chip parallel computation , in order to reduce the tight synchrony that is required by important components of most present computers .