the present invention is a means and a method for speeding up the fabrication process , lowering the cost and improving yields . the present invention is a method for manufacturing memory cells in a diode memory array by utilizing selective epitaxial growth techniques to form high quality silicon for diodes and then lesser quality silicon to fill recesses and prepare the surface for subsequent planarization or etching steps .