a 4 - phase clock generator comprises four gates for generating four clock signals from a master clock signal . the logic levels of four clock signals change in predetermined order after the master clock signal changes from a first logic level to a second logic level and they change in inverse order after the master clock signal changes back to the first logic level . the four clock signals are suitable to operate a shift register without making the adjoining transfer gates of the shift register conductive simultaneously .