a memory device is disclosed . a pillar structure comprises a first electrode layer , a dielectric layer overlying the first electrode layer , and a second electrode layer overlying the dielectric layer . a phase change layer covers a surrounding of the pillar structure . a bottom electrode electrically connects the first electrode layer of the pillar structure . a top electrode electrically connects the second electrode layer of the pillar structure .