a programmable logic device comprising a first plurality of logic blocks each comprising a first number of i / o macrocells , a second plurality of logic blocks each comprising a second number of i / o macrocells and a configuration circuit configured to enable one or more of said first plurality of logic blocks and / or one or more of said second plurality of logic blocks .