a flip - flop for use in a field programmable gate array integrated circuit device is disclosed . the flip - flop comprises a data output terminal coupled to a first programmable routing element , a data input terminal coupled to a second programmable routing element , and a clock input terminal , wherein a signal appearing at the data output terminal in response to a signal applied to the clock input terminal has the opposite logical polarity with respect to the corresponding logical signal applied to the data input terminal .