a method and apparatus for dividing clock frequencies are disclosed . for example , a circuit according to one embodiment of includes a high - speed divider and a plurality of programmable dividers cascading with the high - speed divider , wherein the plurality of programmable dividers are of a lower speed than the high - speed divider .