a cmos pulse shrinking delay element with deep subnanosecond resolution applicable to a time - to - digital converter can control its pulse shrinking or expanding capability be adjusting the dimension ratio between internal adjacent elements . this eliminates the need in prior cmos pulse shrinking delay elements to adjust an external bias voltage or continuously calibrate the element in order to control pulse shrinking or expanding capabilities , facilitates simplification of circuits using the delay element , permits more precise design and control of the pulse shrinking or expanding capabilities of every element in a tdc circuit , and in practice reduces single shot errors in a cyclic tdc utilizing the pulse shrinking delay element to on the order of ten picoseconds , resulting in a tdc having extremely fine resolution , excellent accuracy , low power consumption , and low sensitivity to supply voltage and ambient temperature variations .