a multi - port sram core array has a core cell with a single - ended , pseudo - differential write access port and differential , indirect access read ports . the architecture of the features of the multi - port sram core array allows direct scaling of the number of write and read access ports to any practical limit with no adverse effects on cell stability margins and therefore data integrity .