an apparatus and method to manage data flow dependencies so that a processor can complete instructions and write associated data to architected logical registers out of the program order . this increases the commission bandwidth of the processor allowing greater processor throughput , by allowing instructions to pass the completion stage prior to having produced data .