a lsi circuit having at least one combinational circuit and a latch coupled to the input side of the combinational circuit . the latch includes a switch for inhibiting the latching of either test data for testing the combinational circuit or data for a normal operation .