a device is disclosed which combines the advantages of cmos and bipolar using an existing parasitic bipolar device . as such high on - chip density is attainable with the device along with high speed capability while maintaining low power advantages .