a method and system for simulation of an electronic circuit is provided , the circuit being represented by a network of a plurality of logic elements , the circuit comprising first and second asynchronous clock domains , whereby jitter elements are additionally inserted at predetermined portions of circuit boundaries between the first and second clock domains , the jitter elements being represented as logic elements , the values of which are randomly set .