an escape outline is provided to automatically identify escape traces of a breakout . further , the escape outline can be used to associate desired properties with the identified escape traces and allows special behavior of the automatic and interactive routing routines that operate on the escapes . still further , an escape outline may be employed to improve the creation of escape traces by automatic routing tools . the use of pseudo - pins for netline optimization also is provided . breakouts in a printed circuit board design are analyzed , and their respective endpoints are identified . these endpoints are then employed in a netline optimization analysis instead of the pins from which the breakouts originate . in this manner , the endpoints of the breakout are used as pseudo - pins to substitute for the actual pins of a component . because the netline optimization will then be predicated upon the breakout endpoints rather that the originating pins , the pin configuration will be revised to simplify routing to the breakouts .