a video system includes a central processing unit and a graphic processing unit including a plurality of processors therein . the system also includes a high definition imager ; a serial bus controller coupled to the imager , the cpu and the gpu to communicate data between the hd imager and the cpu or the gpu over a serial bus having a transmit differential signal pair , a receive differential pair and a compatibility differential signal pair for interoperability with another serial bus version ; and computer code executable by the processors in the gpu to encode in parallel the video transmitted over the serial bus controller and to minimize high definition encoding workload on the cpu .