Take the 2-minute tour ×

Is there a TAP (Test Anything Protocol) implementation for Verilog? It would be nice because then I could use prove to check my results automatically.

Update: 10/9/09: It was asked why not use assertions. Partly TAP gives me some good reporting such as number of files and number of tests. It also can be used with smolder for reporting of progress over time.

10/12/09: I'm looking for a minimal implentation with number of tests at the beginning and end and the ok, diag and fail functions. is() would really nice, but not necessary.

share|improve this question
Why not use systemverilog assertions? –  Marty Oct 9 '09 at 17:12
add comment

1 Answer

I don't think there is a native TAP implementation for verilog. I would say that the whole point to using TAP is that adding a TAp generator is relatively straightforward. If you plan to do a lot of work in verilog, you may want to write your own.

That said, have you looked at veripool? You may be able to use Verilog::Parser as a bridge to generate TAP output you could consume with TAP::Parser & Test::Harness

share|improve this answer
I don't need to parse the Verilog. I'm thinking of something to handle (multiple modules generating) pass/fail reports, some formatting and counts. Then a call at the end to print the summary. –  Brian Carlton Oct 14 '09 at 14:49
So you're looking for a TAP consumer written in Verilog? –  DaveParillo Oct 14 '09 at 15:09
A TAP generator. –  Brian Carlton Oct 15 '09 at 1:00
add comment

Your Answer


