Binary Demultiplexer

Connects the word_in input port to one of the words in the words_out output port, as selected by the selector binary address, and raises the corresponding valid bit in the valids_out output port. If the selector value is greater than the number of output words specified by the OUTPUT_COUNT parameter, then none of the valids_out bits will be set.

Implementation Options

Set the BROADCAST parameter to 1 to simply replicate and connect word_in to each word in words_out, without any logic. The valid bit will indicate which downstream logic should accept the data, and other logic can snoop the data if that's part of your larger design.

Set the BROADCAST parameter to 0 to send word_in to only the selected word in words_out, whose valid bit is set. All other output words are annulled to zero. If no valid bit is set, all output words stay at zero.

Not broadcasting the input to the output costs some logic, but less than it appears from a standalone synthesis of the demultiplexer: the inferred Annullers will very likely disappear into downstream LUT logic, it also makes tracing a simulation easier, and adds some design security and robustness since unselected downstream logic cannot snoop or accidentally receive other data.

If necessary, select the Annuller IMPLEMENTATION which yields the best logic synthesis. Usually, this does not matter, and can be set to "AND".

Setting BROADCAST to any value other than 1 or 0 will disconnect word_in from words_out, raise some critical warnings in your CAD tool, and generally cause a lot of downstream logic to optimize away, so you should notice...

`default_nettype none

module Demultiplexer_Binary
    parameter       BROADCAST           = 0,
    parameter       WORD_WIDTH          = 0,
    parameter       ADDR_WIDTH          = 0,
    parameter       OUTPUT_COUNT        = 0,
    parameter       IMPLEMENTATION      = "AND",

    // Do not set at instantiation
    input   wire    [ADDR_WIDTH-1:0]    selector,
    input   wire    [WORD_WIDTH-1:0]    word_in,
    output  wire    [TOTAL_WIDTH-1:0]   words_out,
    output  wire    [OUTPUT_COUNT-1:0]  valids_out

Convert the binary selector to a single one-hot bit vector which signals which output port will receive the input word.

    wire [OUTPUT_COUNT-1:0] selector_one_hot;

        .binary_in      (selector),
        .one_hot_out    (selector_one_hot)

Then use that one-hot selector to steer the input to a particular output.

        .BROADCAST      (BROADCAST),
        .WORD_WIDTH     (WORD_WIDTH),
        .selectors      (selector_one_hot),
        .word_in        (word_in),
        .words_out      (words_out),
        .valids_out     (valids_out)


Back to FPGA Design Elements