Circuit packaging.
An improved packaging and interconnect arrangement for integrated circuit chips comprising a ceramic chip carrier (1,4-8) bonded to a resin-based high density interconnect system (11-15). The high dielectric constant of the ceramic ensures a high capacitance between power and ground planes within the chip carrier. The low dielectric constant of the resin-based interconnect system allows high speed signal transmission.