STOCHASTIC RESET CIRCUIT
In one embodiment, an integrated circuit device includes a power on reset (POR) circuit (230) and a stochastic reset circuit (310) configured to control enabling and disabling of the POR circuit (230). The stochastic reset circuit (310) may have a value from among many possible values. The POR circuit (310) may be enabled during a power up sequence of the device when the value of the stochastic reset during the power up is not a value designated to allow disabling of the POR circuit (230). The stochastic reset circuit (310) may be configured such that the probability of the POR circuit (230) being disabled during the power up is extremely low. After the power up sequence, the stochastic reset circuit (310) may be controlled to allow disabling of the POR circuit (230) to conserve power.