OFFSET INSENSITIVE QUADRATURE CLOCK ERROR CORRECTION AND DUTY CYCLE CALIBRATION FOR HIGH-SPEED CLOCKING
Techniques for correcting clock distortion. The techniques include use of circuitry for detecting and correcting duty cycle distortion and quadrature clock phase distortion. For phase detection, detection circuitry (100) is made simpler and more accurate through the use of a sampling operation in which device mismatch within detection circuitry is accounted for by sampling charge associated with an ideal clock signal across sampling capacitors (302). When phase detection is performed with the detection circuitry 100, the stored charge compensates for the device mismatch, improving the accuracy of the detection circuit. The sampling operation is used for duty cycle distortion detection as well. Specifically, a common mode voltage is applied to sampling capacitors (302), which effectively zeroes the voltage differential between the sampling capacitors (302), compensating for offset that might exist due to operation of other components of the detection circuit (100). A digital value is used by a feedback algorithm to correct the clock distortion.