), while (hopefully) not sacrificing too much clock frequency—leading to a brainiac CPU design.For a given instruction set (and therefore fixed N) and semiconductor process, the maximum single-thread performance (1/t) requires a balance between brainiac techniques and speedracer techniques.